skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:033678/0096   Pages: 41
Recorded: 09/03/2014
Conveyance: CHANGE OF ADDRESS
Total properties: 1434
Page 14 of 15
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
1
Patent #:
Issue Dt:
09/16/2014
Application #:
13687198
Filing Dt:
11/28/2012
Publication #:
Pub Dt:
05/30/2013
Title:
INTERPOSER FOR STACKED SEMICONDUCTOR DEVICES
2
Patent #:
Issue Dt:
10/13/2015
Application #:
13689070
Filing Dt:
11/29/2012
Publication #:
Pub Dt:
06/06/2013
Title:
CPU WITH STACKED MEMORY
3
Patent #:
Issue Dt:
10/21/2014
Application #:
13692305
Filing Dt:
12/03/2012
Publication #:
Pub Dt:
08/22/2013
Title:
LOCAL AREA NETWORK OF SERIAL INTELLIGENT CELLS
4
Patent #:
Issue Dt:
11/26/2013
Application #:
13713320
Filing Dt:
12/13/2012
Publication #:
Pub Dt:
04/25/2013
Title:
STACKED SEMICONDUCTOR DEVICES INCLUDING A MASTER DEVICE
5
Patent #:
Issue Dt:
04/22/2014
Application #:
13718783
Filing Dt:
12/18/2012
Publication #:
Pub Dt:
07/11/2013
Title:
DELAY LOCKED LOOP CIRCUIT AND METHOD
6
Patent #:
Issue Dt:
09/08/2015
Application #:
13720951
Filing Dt:
12/19/2012
Publication #:
Pub Dt:
06/27/2013
Title:
SOLID STATE DRIVE MEMORY SYSTEM
7
Patent #:
Issue Dt:
02/03/2015
Application #:
13724022
Filing Dt:
12/21/2012
Publication #:
Pub Dt:
05/09/2013
Title:
DISTRIBUTED NETWORK MANAGEMENT HIERARCHY IN A MULTI-STATION COMMUNICATION NETWORK
8
Patent #:
Issue Dt:
01/28/2014
Application #:
13732791
Filing Dt:
01/02/2013
Publication #:
Pub Dt:
05/16/2013
Title:
DELAY LOCKED LOOP IMPLEMENTATION IN A SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
9
Patent #:
Issue Dt:
11/25/2014
Application #:
13741994
Filing Dt:
01/15/2013
Publication #:
Pub Dt:
05/30/2013
Title:
PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME
10
Patent #:
Issue Dt:
02/18/2014
Application #:
13743794
Filing Dt:
01/17/2013
Publication #:
Pub Dt:
05/23/2013
Title:
HIGH BANDWIDTH MEMORY INTERFACE
11
Patent #:
Issue Dt:
03/18/2014
Application #:
13743899
Filing Dt:
01/17/2013
Publication #:
Pub Dt:
05/23/2013
Title:
NON-VOLATILE MEMORY DEVICE HAVING CONFIGURABLE PAGE SIZE
12
Patent #:
Issue Dt:
12/30/2014
Application #:
13747802
Filing Dt:
01/23/2013
Publication #:
Pub Dt:
07/24/2014
Title:
POWER SAVING IN WIRELESS NETWORK ENTITIES
13
Patent #:
Issue Dt:
10/13/2015
Application #:
13750046
Filing Dt:
01/25/2013
Publication #:
Pub Dt:
08/01/2013
Title:
METHOD AND APPARATUS FOR CONNECTING MEMORY DIES TO FORM A MEMORY SYSTEM
14
Patent #:
Issue Dt:
10/07/2014
Application #:
13751825
Filing Dt:
01/28/2013
Publication #:
Pub Dt:
05/30/2013
Title:
A TELEPHONE OUTLET FOR IMPLEMENTING A LOCAL AREA NETWORK OVER TELEPHONE LINES AND A LOCAL AREA NETWORK USING SUCH OUTLETS
15
Patent #:
Issue Dt:
11/26/2013
Application #:
13751865
Filing Dt:
01/28/2013
Publication #:
Pub Dt:
08/15/2013
Title:
MODULAR OUTLET
16
Patent #:
Issue Dt:
11/11/2014
Application #:
13754366
Filing Dt:
01/30/2013
Publication #:
Pub Dt:
08/22/2013
Title:
LOCAL AREA NETWORK OF SERIAL INTELLIGENT CELLS
17
Patent #:
Issue Dt:
10/08/2013
Application #:
13757250
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
06/06/2013
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
18
Patent #:
Issue Dt:
12/02/2014
Application #:
13758019
Filing Dt:
02/04/2013
Publication #:
Pub Dt:
06/06/2013
Title:
METHOD AND APPARATUS FOR STARTING AN ENGINE IN A HYBRID VEHICLE
19
Patent #:
Issue Dt:
11/10/2015
Application #:
13765059
Filing Dt:
02/12/2013
Publication #:
Pub Dt:
07/18/2013
Title:
DATA STORAGE AND STACKABLE CHIP CONFIGURATIONS
20
Patent #:
Issue Dt:
02/02/2016
Application #:
13774415
Filing Dt:
02/22/2013
Title:
METHOD AND SYSTEM FOR MULTIPHASE CURRENT SENSING
21
Patent #:
Issue Dt:
06/03/2014
Application #:
13774477
Filing Dt:
02/22/2013
Title:
OPERATIONAL MODE CONTROL IN SERIAL-CONNECTED MEMORY BASED ON IDENTIFIER
22
Patent #:
Issue Dt:
03/11/2014
Application #:
13776757
Filing Dt:
02/26/2013
Publication #:
Pub Dt:
07/04/2013
Title:
SCALABLE MEMORY SYSTEM
23
Patent #:
Issue Dt:
05/13/2014
Application #:
13777485
Filing Dt:
02/26/2013
Publication #:
Pub Dt:
07/04/2013
Title:
MULTIPLE-BIT PER CELL (MBC) NON-VOLATILE MEMORY APPARATUS AND SYSTEM HAVING POLARITY CONTROL AND METHOD OF PROGRAMMING SAME
24
Patent #:
Issue Dt:
04/29/2014
Application #:
13777645
Filing Dt:
02/26/2013
Publication #:
Pub Dt:
07/04/2013
Title:
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
25
Patent #:
NONE
Issue Dt:
Application #:
13784361
Filing Dt:
03/04/2013
Publication #:
Pub Dt:
07/11/2013
Title:
DEVICE, METHOD AND SYSTEM FOR ESTIMATING THE TERMINATION TO A WIRED TRANSMISSION-LINE BASED ON DETERMINATION OF CHARACTERISTIC IMPEDANCE
26
Patent #:
Issue Dt:
01/05/2016
Application #:
13790361
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
07/25/2013
Title:
METHOD AND SYSTEM FOR ACCESSING A FLASH MEMORY DEVICE
27
Patent #:
Issue Dt:
10/07/2014
Application #:
13795070
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
08/15/2013
Title:
CONGESTION MANAGEMENT IN A NETWORK
28
Patent #:
Issue Dt:
04/07/2015
Application #:
13796677
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
10/17/2013
Title:
CIRCUIT, SYSTEM AND METHOD FOR SELECTIVELY TURNING OFF INTERNAL CLOCK DRIVERS
29
Patent #:
NONE
Issue Dt:
Application #:
13799765
Filing Dt:
03/13/2013
Publication #:
Pub Dt:
12/26/2013
Title:
APPARATUS AND METHODS FOR CARRYING OUT OPERATIONS IN A NON-VOLATILE MEMORY CELL HAVING MULTIPLE MEMORY STATES
30
Patent #:
NONE
Issue Dt:
Application #:
13800897
Filing Dt:
03/13/2013
Publication #:
Pub Dt:
02/06/2014
Title:
STORAGE SYSTEM HAVING A HEATSINK
31
Patent #:
Issue Dt:
09/03/2019
Application #:
13803085
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
06/05/2014
Title:
NAND FLASH MEMORY WITH VERTICAL CELL STACK STRUCTURE AND METHOD FOR MANUFACTURING SAME
32
Patent #:
Issue Dt:
02/03/2015
Application #:
13826163
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
08/01/2013
Title:
SEMICONDUCTOR DEVICE HAVING METAL LINES WITH SLITS
33
Patent #:
Issue Dt:
12/01/2015
Application #:
13829392
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
STRUCTURE AND METHOD FOR MANUFACTURE OF MEMORY DEVICE WITH THIN SILICON BODY
34
Patent #:
Issue Dt:
05/05/2015
Application #:
13829436
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
Lithography-friendly Local Read Circuit for NAND Flash Memory Devices and Manufacturing Method Thereof
35
Patent #:
Issue Dt:
04/14/2015
Application #:
13830054
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
07/10/2014
Title:
NONVOLATILE MEMORY WITH SPLIT SUBSTRATE SELECT GATES AND HEIRARCHICAL BITLINE CONFIGURATION
36
Patent #:
Issue Dt:
07/11/2017
Application #:
13830135
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
04/24/2014
Title:
INTEGRATED ERASE VOLTAGE PATH FOR MULTIPLE CELL SUBSTRATES IN NONVOLATILE MEMORY DEVICES
37
Patent #:
Issue Dt:
05/12/2015
Application #:
13832785
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
05/15/2014
Title:
METHOD AND SYSTEM FOR PROGRAMMING NON-VOLATILE MEMORY WITH JUNCTIONLESS CELLS
38
Patent #:
NONE
Issue Dt:
Application #:
13834009
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
01/16/2014
Title:
DRAM MEMORY CELLS RECONFIGURED TO PROVIDE BULK CAPACITANCE
39
Patent #:
Issue Dt:
10/18/2016
Application #:
13835968
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
03/20/2014
Title:
FLASH MEMORY CONTROLLER HAVING DUAL MODE PIN-OUT
40
Patent #:
Issue Dt:
02/17/2015
Application #:
13836028
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
04/17/2014
Title:
SPLIT BLOCK DECODER FOR A NONVOLATILE MEMORY DEVICE
41
Patent #:
NONE
Issue Dt:
Application #:
13836113
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
05/01/2014
Title:
FLASH MEMORY CONTROLLER HAVING MULTI MODE PIN-OUT
42
Patent #:
Issue Dt:
03/18/2014
Application #:
13836702
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
08/08/2013
Title:
SINGLE-STROBE OPERATION OF MEMORY DEVICES
43
Patent #:
Issue Dt:
12/03/2013
Application #:
13850500
Filing Dt:
03/26/2013
Publication #:
Pub Dt:
10/17/2013
Title:
WIDE FREQUENCY RANGE DELAY LOCKED LOOP
44
Patent #:
Issue Dt:
07/15/2014
Application #:
13860724
Filing Dt:
04/11/2013
Publication #:
Pub Dt:
08/22/2013
Title:
PHASE-CHANGE MEMORY WITH MULTIPLE POLARITY BITS HAVING ENHANCED ENDURANCE AND ERROR TOLERANCE
45
Patent #:
Issue Dt:
08/12/2014
Application #:
13865514
Filing Dt:
04/18/2013
Publication #:
Pub Dt:
09/05/2013
Title:
ERROR DETECTION AND CORRECTION CODES FOR CHANNELS AND MEMORIES WITH INCOMPLETE ERROR CHARACTERISTICS
46
Patent #:
NONE
Issue Dt:
Application #:
13867158
Filing Dt:
04/22/2013
Publication #:
Pub Dt:
09/12/2013
Title:
MULTI-HAZARD ALARM SYSTEM USING SELECTABLE POWER-LEVEL TRANSMISSION AND LOCALIZATION
47
Patent #:
Issue Dt:
02/18/2014
Application #:
13867437
Filing Dt:
04/22/2013
Publication #:
Pub Dt:
09/05/2013
Title:
MEMORY WITH OUTPUT CONTROL
48
Patent #:
Issue Dt:
02/04/2014
Application #:
13871487
Filing Dt:
04/26/2013
Publication #:
Pub Dt:
09/12/2013
Title:
CLOCK MODE DETERMINATION IN A MEMORY SYSTEM
49
Patent #:
Issue Dt:
10/14/2014
Application #:
13873503
Filing Dt:
04/30/2013
Publication #:
Pub Dt:
09/12/2013
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
50
Patent #:
Issue Dt:
09/16/2014
Application #:
13887937
Filing Dt:
05/06/2013
Publication #:
Pub Dt:
09/19/2013
Title:
MEMORY CONTROLLER WITH FLEXIBLE DATA ALIGNMENT TO CLOCK
51
Patent #:
Issue Dt:
04/29/2014
Application #:
13892743
Filing Dt:
05/13/2013
Publication #:
Pub Dt:
09/19/2013
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
52
Patent #:
Issue Dt:
12/15/2015
Application #:
13895591
Filing Dt:
05/16/2013
Publication #:
Pub Dt:
09/26/2013
Title:
METHOD FOR ERASING MEMORY CELLS IN A FLASH MEMORY DEVICE USING A POSITIVE WELL BIAS VOLTAGE AND A NEGATIVE WORD LINE VOLTAGE
53
Patent #:
Issue Dt:
09/23/2014
Application #:
13902088
Filing Dt:
05/24/2013
Publication #:
Pub Dt:
12/12/2013
Title:
METHOD AND APPARATUS FOR STARTING AN INTERNAL COMBUSTION ENGINE
54
Patent #:
NONE
Issue Dt:
Application #:
13903319
Filing Dt:
05/28/2013
Publication #:
Pub Dt:
09/26/2013
Title:
TERMINATION CIRCUIT FOR ON-DIE TERMINATION
55
Patent #:
NONE
Issue Dt:
Application #:
13903418
Filing Dt:
05/28/2013
Publication #:
Pub Dt:
12/05/2013
Title:
RING TOPOLOGY STATUS INDICATION
56
Patent #:
Issue Dt:
07/15/2014
Application #:
13912650
Filing Dt:
06/07/2013
Publication #:
Pub Dt:
10/10/2013
Title:
SEMICONDUCTOR MEMORY DEVICE WITH SENSE AMPLIFIER AND BITLINE ISOLATION
57
Patent #:
NONE
Issue Dt:
Application #:
13914126
Filing Dt:
06/10/2013
Publication #:
Pub Dt:
10/17/2013
Title:
HIGH SPEED INTERFACE FOR DAISY-CHAINED DEVICES
58
Patent #:
Issue Dt:
12/09/2014
Application #:
13917728
Filing Dt:
06/14/2013
Publication #:
Pub Dt:
10/17/2013
Title:
SYSTEM INCLUDING A PLURALITY OF ENCAPSULATED SEMICONDUCTOR CHIPS
59
Patent #:
NONE
Issue Dt:
Application #:
13951058
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
08/07/2014
Title:
DISPERSION TOLERANT OPTICAL SYSTEM AND METHOD
60
Patent #:
Issue Dt:
11/03/2015
Application #:
13951132
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
11/21/2013
Title:
MULTI-CHIP PACKAGE WITH OFFSET DIE STACKING AND METHOD OF MAKING SAME
61
Patent #:
NONE
Issue Dt:
Application #:
13955809
Filing Dt:
07/31/2013
Publication #:
Pub Dt:
11/28/2013
Title:
BRIDGING DEVICE HAVING A FREQUENCY CONFIGURABLE CLOCK DOMAIN
62
Patent #:
Issue Dt:
08/26/2014
Application #:
13956933
Filing Dt:
08/01/2013
Publication #:
Pub Dt:
11/28/2013
Title:
TELEPHONE COMMUNICATION SYSTEM AND METHOD OVER LOCAL AREA NETWORK WIRING
63
Patent #:
Issue Dt:
07/01/2014
Application #:
13957713
Filing Dt:
08/02/2013
Publication #:
Pub Dt:
12/05/2013
Title:
CONFIGURABLE MODULE AND MEMORY SUBSYSTEM
64
Patent #:
Issue Dt:
11/25/2014
Application #:
13962062
Filing Dt:
08/08/2013
Publication #:
Pub Dt:
01/09/2014
Title:
SIMULTANEOUS READ AND WRITE DATA TRANSFER
65
Patent #:
NONE
Issue Dt:
Application #:
13966891
Filing Dt:
08/14/2013
Publication #:
Pub Dt:
12/12/2013
Title:
HIGH BANDWIDTH MEMORY INTERFACE
66
Patent #:
NONE
Issue Dt:
Application #:
13969058
Filing Dt:
08/16/2013
Publication #:
Pub Dt:
02/19/2015
Title:
Structure and Method of Manufacturing a Stacked Memory Array for Junction-Free Cell Transistors
67
Patent #:
NONE
Issue Dt:
Application #:
13969184
Filing Dt:
08/16/2013
Publication #:
Pub Dt:
12/19/2013
Title:
Non-Volatile Semiconductor Memory with Page Erase
68
Patent #:
NONE
Issue Dt:
Application #:
13973574
Filing Dt:
08/22/2013
Publication #:
Pub Dt:
12/26/2013
Title:
DYNAMIC RANDOM ACCESS MEMORY AND BOOSTED VOLTAGE PRODUCER THEREFOR
69
Patent #:
Issue Dt:
11/04/2014
Application #:
13973600
Filing Dt:
08/22/2013
Publication #:
Pub Dt:
12/19/2013
Title:
PHASE CHANGE MEMORY WORD LINE DRIVER
70
Patent #:
Issue Dt:
07/01/2014
Application #:
14022805
Filing Dt:
09/10/2013
Publication #:
Pub Dt:
01/09/2014
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
71
Patent #:
Issue Dt:
06/17/2014
Application #:
14023047
Filing Dt:
09/10/2013
Publication #:
Pub Dt:
01/09/2014
Title:
FREQUENCY-DOUBLING DELAY LOCKED LOOP
72
Patent #:
Issue Dt:
09/12/2017
Application #:
14025203
Filing Dt:
09/12/2013
Title:
INTEGRATED CIRCUIT CHIP HAVING ANTI-MOISTURE-ABSORPTION FILM AT EDGE THEREOF AND METHOD OF FORMING ANTI-MOISTURE-ABSORPTION FILM
73
Patent #:
Issue Dt:
09/16/2014
Application #:
14026359
Filing Dt:
09/13/2013
Publication #:
Pub Dt:
01/09/2014
Title:
DUAL FUNCTION COMPATIBLE NON-VOLATILE MEMORY DEVICE
74
Patent #:
Issue Dt:
05/22/2018
Application #:
14027858
Filing Dt:
09/16/2013
Publication #:
Pub Dt:
01/16/2014
Title:
BRIDGING DEVICE HAVING A CONFIGURABLE VIRTUAL PAGE SIZE
75
Patent #:
NONE
Issue Dt:
Application #:
14030194
Filing Dt:
09/18/2013
Publication #:
Pub Dt:
01/16/2014
Title:
DYNAMIC TRAFFIC REARRANGEMENT AND RESTORATION FOR MPLS NETWORKS WITH DIFFERENTIATED SERVICES CAPABILITIES
76
Patent #:
Issue Dt:
06/30/2015
Application #:
14032816
Filing Dt:
09/20/2013
Publication #:
Pub Dt:
01/23/2014
Title:
NAND FLASH MEMORY HAVING MULTIPLE CELL SUBSTRATES
77
Patent #:
Issue Dt:
12/01/2015
Application #:
14044449
Filing Dt:
10/02/2013
Publication #:
Pub Dt:
04/02/2015
Title:
VERTICAL GATE STACKED NAND AND ROW DECODER FOR ERASE OPERATION
78
Patent #:
Issue Dt:
11/25/2014
Application #:
14045857
Filing Dt:
10/04/2013
Publication #:
Pub Dt:
01/30/2014
Title:
MEMORY SYSTEM HAVING A PLURALITY OF SERIALLY CONNECTED DEVICES
79
Patent #:
Issue Dt:
12/15/2015
Application #:
14046281
Filing Dt:
10/04/2013
Publication #:
Pub Dt:
10/16/2014
Title:
U-SHAPED COMMON-BODY TYPE CELL STRING
80
Patent #:
NONE
Issue Dt:
Application #:
14053828
Filing Dt:
10/15/2013
Publication #:
Pub Dt:
02/06/2014
Title:
SYSTEM FOR TRANSMISSION LINE TERMINATION BY SIGNAL CANCELLATION
81
Patent #:
Issue Dt:
12/02/2014
Application #:
14057102
Filing Dt:
10/18/2013
Publication #:
Pub Dt:
04/24/2014
Title:
RING-OF-CLUSTERS NETWORK TOPOLOGIES
82
Patent #:
NONE
Issue Dt:
Application #:
14057724
Filing Dt:
10/18/2013
Publication #:
Pub Dt:
04/03/2014
Title:
OUTLET ADD-ON MODULE
83
Patent #:
NONE
Issue Dt:
Application #:
14064442
Filing Dt:
10/28/2013
Publication #:
Pub Dt:
02/20/2014
Title:
LOCAL AREA NETWORK FOR DISTRIBUTING DATA COMMUNICATION, SENSING AND CONTROL SIGNALS
84
Patent #:
Issue Dt:
06/09/2015
Application #:
14066748
Filing Dt:
10/30/2013
Publication #:
Pub Dt:
05/15/2014
Title:
PLL LOCKING CONTROL IN DAISY CHAINED MEMORY SYSTEM
85
Patent #:
NONE
Issue Dt:
Application #:
14080302
Filing Dt:
11/14/2013
Publication #:
Pub Dt:
03/13/2014
Title:
VOLTAGE DOWN CONVERTER FOR HIGH SPEED MEMORY
86
Patent #:
Issue Dt:
02/24/2015
Application #:
14082454
Filing Dt:
11/18/2013
Publication #:
Pub Dt:
03/13/2014
Title:
STACKED SEMICONDUCTOR DEVICES INCLUDING A MASTER DEVICE
87
Patent #:
NONE
Issue Dt:
Application #:
14083668
Filing Dt:
11/19/2013
Publication #:
Pub Dt:
06/19/2014
Title:
MODULAR OUTLET
88
Patent #:
Issue Dt:
01/17/2017
Application #:
14089242
Filing Dt:
11/25/2013
Publication #:
Pub Dt:
03/27/2014
Title:
Semiconductor Memory Asynchronous Pipeline
89
Patent #:
NONE
Issue Dt:
Application #:
14092788
Filing Dt:
11/27/2013
Publication #:
Pub Dt:
03/27/2014
Title:
Wide Frequency Range Delay Locked Loop
90
Patent #:
Issue Dt:
09/12/2017
Application #:
14096867
Filing Dt:
12/04/2013
Publication #:
Pub Dt:
08/28/2014
Title:
POSITION DETERMINATION OF MOBILE STATIONS IN A WIRELESS NETWORK
91
Patent #:
Issue Dt:
05/11/2021
Application #:
14097506
Filing Dt:
12/05/2013
Publication #:
Pub Dt:
04/03/2014
Title:
SYSTEM AND METHOD PROVIDING INTEROPERABILITY BETWEEN CELLULAR AND OTHER WIRELESS SYSTEMS
92
Patent #:
Issue Dt:
07/14/2015
Application #:
14097614
Filing Dt:
12/05/2013
Publication #:
Pub Dt:
04/03/2014
Title:
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
93
Patent #:
Issue Dt:
08/25/2015
Application #:
14101507
Filing Dt:
12/10/2013
Publication #:
Pub Dt:
04/10/2014
Title:
RECONFIGURING THROUGH SILICON VIAS IN STACKED MULTI-DIE PACKAGES
94
Patent #:
NONE
Issue Dt:
Application #:
14102063
Filing Dt:
12/10/2013
Publication #:
Pub Dt:
06/11/2015
Title:
System and Method of Operation for High Capacity Solid-State Drive
95
Patent #:
Issue Dt:
01/26/2016
Application #:
14107735
Filing Dt:
12/16/2013
Publication #:
Pub Dt:
04/17/2014
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING MULTIPLE EXTERNAL POWER SUPPLIES
96
Patent #:
NONE
Issue Dt:
Application #:
14134996
Filing Dt:
12/19/2013
Publication #:
Pub Dt:
04/17/2014
Title:
Delay Locked Loop Implementation In A Synchronous Dynamic Random Access Memory
97
Patent #:
Issue Dt:
09/30/2014
Application #:
14135167
Filing Dt:
12/19/2013
Publication #:
Pub Dt:
04/17/2014
Title:
NETWORK ARCHITECTURE FOR DATA COMMUNICATION
98
Patent #:
Issue Dt:
05/01/2018
Application #:
14141686
Filing Dt:
12/27/2013
Title:
SYNCHRONOUS MEMORY READ DATA CAPTURE
99
Patent #:
Issue Dt:
01/12/2016
Application #:
14148336
Filing Dt:
01/06/2014
Publication #:
Pub Dt:
05/01/2014
Title:
METHOD AND APPARATUS FOR SHARING INTERNAL POWER SUPPLIES IN INTEGRATED CIRCUIT DEVICES
100
Patent #:
Issue Dt:
04/28/2015
Application #:
14148436
Filing Dt:
01/06/2014
Publication #:
Pub Dt:
05/01/2014
Title:
Method, Apparatus, Signals and Media, for Selecting Operating Conditions of a Genset
Assignor
1
Exec Dt:
08/20/2014
Assignee
1
390 MARCH ROAD
SUITE 100
OTTAWA, ON, CANADA K2K 0G7
Correspondence name and address
CONVERSANT INTELLECTUAL PROPERTY MGMT
5601 GRANITE PARKWAY
SUITE 1300
PLANO, TX 75024

Search Results as of: 05/21/2024 06:14 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT