skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:033678/0096   Pages: 41
Recorded: 09/03/2014
Conveyance: CHANGE OF ADDRESS
Total properties: 1434
Page 15 of 15
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
1
Patent #:
9325811
Issue Dt:
04/26/2016
Application #:
14148895
Filing Dt:
01/07/2014
Publication #:
US20140122582
Pub Dt:
05/01/2014
Title:
METHOD AND SYSTEM FOR PACKET PROCESSING
2
Patent #:
9257193
Issue Dt:
02/09/2016
Application #:
14156047
Filing Dt:
01/15/2014
Publication #:
US20140133242
Pub Dt:
05/15/2014
Title:
MEMORY WITH OUTPUT CONTROL
3
Patent #:
8873366
Issue Dt:
10/28/2014
Application #:
14157824
Filing Dt:
01/17/2014
Publication #:
US20140133612
Pub Dt:
05/15/2014
Title:
FREQUENCY DIVISION MULTIPLEXING SYSTEM WITH SELECTABLE RATE
4
Patent #:
9117527
Issue Dt:
08/25/2015
Application #:
14158116
Filing Dt:
01/17/2014
Publication #:
US20140133235
Pub Dt:
05/15/2014
Title:
NON-VOLATILE MEMORY DEVICE HAVING CONFIGURABLE PAGE SIZE
5
Patent #:
8854915
Issue Dt:
10/07/2014
Application #:
14158215
Filing Dt:
01/17/2014
Publication #:
US20140133243
Pub Dt:
05/15/2014
Title:
CLOCK MODE DETERMINATION IN A MEMORY SYSTEM
6
Patent #:
NONE
Issue Dt:
Application #:
14159823
Filing Dt:
01/21/2014
Publication #:
US20140133236
Pub Dt:
05/15/2014
Title:
HIERARCHICAL COMMON SOURCE LINE STRUCTURE IN NAND FLASH MEMORY
7
Patent #:
NONE
Issue Dt:
Application #:
14163499
Filing Dt:
01/24/2014
Publication #:
US20140141566
Pub Dt:
05/22/2014
Title:
MULTI-CHIP PACKAGE WITH PILLAR CONNECTION
8
Patent #:
NONE
Issue Dt:
Application #:
14172946
Filing Dt:
02/05/2014
Publication #:
US20140195715
Pub Dt:
07/10/2014
Title:
SCALABLE MEMORY SYSTEM
9
Patent #:
NONE
Issue Dt:
Application #:
14175142
Filing Dt:
02/07/2014
Publication #:
US20140153582
Pub Dt:
06/05/2014
Title:
METHOD AND APPARATUS FOR PROVIDING A PACKET BUFFER RANDOM ACCESS MEMORY
10
Patent #:
NONE
Issue Dt:
Application #:
14180582
Filing Dt:
02/14/2014
Publication #:
US20140293705
Pub Dt:
10/02/2014
Title:
ASYNCHRONOUS BRIDGE CHIP
11
Patent #:
NONE
Issue Dt:
Application #:
14185401
Filing Dt:
02/20/2014
Publication #:
US20140173322
Pub Dt:
06/19/2014
Title:
PACKET DATA ID GENERATION FOR SERIALLY INTERCONNECTED DEVICES
12
Patent #:
NONE
Issue Dt:
Application #:
14193436
Filing Dt:
02/28/2014
Publication #:
US20140179059
Pub Dt:
06/26/2014
Title:
PACKAGE-LEVEL INTEGRATED CIRCUIT CONNECTION WITHOUT TOP METAL PADS OR BONDING WIRE
13
Patent #:
NONE
Issue Dt:
Application #:
14197505
Filing Dt:
03/05/2014
Publication #:
US20140185379
Pub Dt:
07/03/2014
Title:
HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY
14
Patent #:
9263146
Issue Dt:
02/16/2016
Application #:
14208812
Filing Dt:
03/13/2014
Publication #:
US20140192593
Pub Dt:
07/10/2014
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
15
Patent #:
RE48410
Issue Dt:
01/26/2021
Application #:
14209455
Filing Dt:
03/13/2014
Title:
SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT
16
Patent #:
9196319
Issue Dt:
11/24/2015
Application #:
14216024
Filing Dt:
03/17/2014
Publication #:
US20140198587
Pub Dt:
07/17/2014
Title:
PRE-CHARGE VOLTAGE GENERATION AND POWER SAVING MODES
17
Patent #:
NONE
Issue Dt:
Application #:
14227412
Filing Dt:
03/27/2014
Publication #:
US20140211802
Pub Dt:
07/31/2014
Title:
TRUNKING IN A MATRIX
18
Patent #:
9190369
Issue Dt:
11/17/2015
Application #:
14254865
Filing Dt:
04/16/2014
Publication #:
US20140227829
Pub Dt:
08/14/2014
Title:
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
19
Patent #:
NONE
Issue Dt:
Application #:
14257635
Filing Dt:
04/21/2014
Publication #:
US20140225651
Pub Dt:
08/14/2014
Title:
Delay Locked Loop Circuit and Method
20
Patent #:
9281047
Issue Dt:
03/08/2016
Application #:
14265852
Filing Dt:
04/30/2014
Publication #:
US20140233325
Pub Dt:
08/21/2014
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
21
Patent #:
9159380
Issue Dt:
10/13/2015
Application #:
14268350
Filing Dt:
05/02/2014
Publication #:
US20140241080
Pub Dt:
08/28/2014
Title:
BRIDGE DEVICE ARCHITECTURE FOR CONNECTING DISCRETE MEMORY DEVICES TO A SYSTEM
22
Patent #:
9365132
Issue Dt:
06/14/2016
Application #:
14273305
Filing Dt:
05/08/2014
Publication #:
US20140257612
Pub Dt:
09/11/2014
Title:
Method, Apparatus, Signals, and Medium for Managing Power in a Hybrid Vehicle
23
Patent #:
NONE
Issue Dt:
Application #:
14279955
Filing Dt:
05/16/2014
Publication #:
US20140321636
Pub Dt:
10/30/2014
Title:
METHOD AND SYSTEM FOR PROVIDING DC POWER ON LOCAL TELEPHONE LINES
24
Patent #:
NONE
Issue Dt:
Application #:
14280844
Filing Dt:
05/19/2014
Publication #:
US20140254585
Pub Dt:
09/11/2014
Title:
TELEPHONE OUTLET WITH PACKET TELEPHONY ADAPTER, AND A NETWORK USING SAME
25
Patent #:
9148277
Issue Dt:
09/29/2015
Application #:
14294372
Filing Dt:
06/03/2014
Publication #:
US20140341328
Pub Dt:
11/20/2014
Title:
CLOCK REPRODUCING AND TIMING METHOD IN A SYSTEM HAVING A PLURALITY OF DEVICES
26
Patent #:
NONE
Issue Dt:
Application #:
14312052
Filing Dt:
06/23/2014
Publication #:
US20150021773
Pub Dt:
01/22/2015
Title:
Through Semiconductor via Structure with Reduced Stress Proximity Effect
27
Patent #:
9524778
Issue Dt:
12/20/2016
Application #:
14321987
Filing Dt:
07/02/2014
Publication #:
US20140313831
Pub Dt:
10/23/2014
Title:
DEVICE SELECTION SCHEMES IN MULTI CHIP PACKAGE NAND FLASH MEMORY SYSTEM
28
Patent #:
9123402
Issue Dt:
09/01/2015
Application #:
14324265
Filing Dt:
07/07/2014
Publication #:
US20140321226
Pub Dt:
10/30/2014
Title:
DYNAMIC RANDOM ACCESS MEMORY AND BOOSTED VOLTAGE PRODUCER THEREFOR
29
Patent #:
9166412
Issue Dt:
10/20/2015
Application #:
14324297
Filing Dt:
07/07/2014
Publication #:
US20140333134
Pub Dt:
11/13/2014
Title:
POWER MANAGERS FOR AN INTEGRATED CIRCUIT
30
Patent #:
NONE
Issue Dt:
Application #:
14331036
Filing Dt:
07/14/2014
Publication #:
US20140325178
Pub Dt:
10/30/2014
Title:
SYSTEM HAVING ONE OR MORE MEMORY DEVICES
31
Patent #:
RE47715
Issue Dt:
11/05/2019
Application #:
14334347
Filing Dt:
07/17/2014
Title:
CHARGE PUMP FOR PLL/DLL
32
Patent #:
9561719
Issue Dt:
02/07/2017
Application #:
14375396
Filing Dt:
07/29/2014
Publication #:
US20150008057
Pub Dt:
01/08/2015
Title:
Apparatus and Method for Delivering Power in a Hybrid Vehicle
33
Patent #:
9836391
Issue Dt:
12/05/2017
Application #:
14457567
Filing Dt:
08/12/2014
Publication #:
US20150046639
Pub Dt:
02/12/2015
Title:
SYSTEM AND METHOD OF PAGE BUFFER OPERATION FOR MEMORY DEVICES
34
Patent #:
9343152
Issue Dt:
05/17/2016
Application #:
14460963
Filing Dt:
08/15/2014
Publication #:
US20150098274
Pub Dt:
04/09/2015
Title:
Cell Array with a Manufacturable Select Gate for a Nonvolatile Semiconductor Memory Device
Assignor
1
CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Exec Dt:
08/20/2014
Assignee
1
CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
390 MARCH ROAD
SUITE 100
OTTAWA, ON, CANADA K2K 0G7
Correspondence name and address
CONVERSANT INTELLECTUAL PROPERTY MGMT
5601 GRANITE PARKWAY
SUITE 1300
PLANO, TX 75024

Search Results as of: 05/21/2024 05:03 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT