|
Total properties:
18
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
07536409
|
Filing Dt:
|
06/11/1990
|
|
Title:
|
SCALAR/VECTOR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1993
|
Application #:
|
07571502
|
Filing Dt:
|
08/23/1990
|
|
Title:
|
VECTORIZED LR PARSING OF COMPUTER PROGRAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1992
|
Application #:
|
07571503
|
Filing Dt:
|
08/23/1990
|
|
Title:
|
METHOD FOR REPRESENTING SCALAR DATA DEPENDENCES FOR AN OPTIMIZING COMPILER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1993
|
Application #:
|
07640909
|
Filing Dt:
|
01/11/1991
|
|
Title:
|
GRAPHICAL DISPLAY OF COMPILER-GENERATED INTERMEDIATE DATABASE REPRESENTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1993
|
Application #:
|
07896895
|
Filing Dt:
|
06/10/1992
|
|
Title:
|
METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1994
|
Application #:
|
07969789
|
Filing Dt:
|
10/29/1992
|
|
Title:
|
METHOD FOR INSERTING A PATH INSTRUCTION DURING COMPLIATION OF COMUTER PROGRAMS FOR PROCESSORS HAVING MULTIPLE FUNCTIONAL UNITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1995
|
Application #:
|
08072655
|
Filing Dt:
|
06/04/1993
|
|
Title:
|
SYSTEM HAVING INTEGRATED DISPATCHER FOR SELF SCHEDULING PROCESSORS TO EXECUTE MULTIPLE TYPES OF PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08173923
|
Filing Dt:
|
12/28/1993
|
|
Title:
|
METHOD AND APPARATUS FOR A MULTIPROCESSOR RESOURCE LOCKOUT INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1995
|
Application #:
|
08249084
|
Filing Dt:
|
05/25/1994
|
|
Title:
|
METHOD AND APPARATUS FOR SEPARATE MARK AND WAIT INSTRUCTIONS FOR PROCESSORS HAVING MULTIPLE MEMORY PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1995
|
Application #:
|
08277776
|
Filing Dt:
|
07/20/1994
|
|
Title:
|
RESPONDING TO SERVICE REQUESTS USING MINIMAL SYSTEM-SIDE CONTEXT IN A MULTIPROCESSOR ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08395320
|
Filing Dt:
|
02/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR CHAINING VECTOR INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08478815
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
VECTOR PROCESSOR HAVING FUNCTIONAL UNIT PATHS OF DIFFERING PIPELINE LENGTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08481060
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
DATA PROCESSING SYSTEM FOR PROCESSING ONE AND TWO PARCEL INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08484103
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
METHOD OF PROCESSING CONDITIONAL BRANCH INSTRUCTIONS IN SCALAR/VECTOR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08484124
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
METHOD OF PROCESSING A SEQUENCE OF CONDITIONAL VECTOR IF STATEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08485017
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
PARTITIONED ADDRESSING APPARATUS FOR VECTOR/SCALAR REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08486612
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
VECTOR/SCALAR PROCESSOR WITH SIMULTANEOUS PROCESSING AND INSTRUCTION CACHE FILLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08487952
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
VECTOR PROCESSOR HAVING REGISTERS FOR CONTROL BY VECTOR REGISTERS
|
|
