Total properties:
100
Page
1
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
08655135
|
Filing Dt:
|
05/30/1996
|
Title:
|
DIGITAL ENCODING OF PERSONAL SIGNATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
08670904
|
Filing Dt:
|
06/26/1996
|
Title:
|
TECHNIQUES FOR IDENTIFYING AND MANIPULATING QUOTED OR REPRODUCED MATERIAL USING A QUOTE BAR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
08673960
|
Filing Dt:
|
07/01/1996
|
Title:
|
OPAQUE SCREEN VISUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
08787617
|
Filing Dt:
|
01/23/1997
|
Title:
|
METHOD FRAME STORAGE USING MULTIPLE MEMORY CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
08792244
|
Filing Dt:
|
01/31/1997
|
Title:
|
SYSTEM, METHOD AND ARTICLE OF MANUFACTURE FOR COLLABORATION WITH AN APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
08884856
|
Filing Dt:
|
06/30/1997
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
INTERPRETING FUNCTIONS UTILIZING A HYBRID OF VIRTUAL AND NATIVE MACHINE INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
08885614
|
Filing Dt:
|
06/30/1997
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A GRAPHICAL USER INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
08886023
|
Filing Dt:
|
06/30/1997
|
Title:
|
A SYSTEM FOR MANAGING AND AUTOMATICALLY DELETING NETWORK ADDRESS IDENTIFIED AND STORED DURING A NETWORK COMMUNICATION SESSION WHEN THE NETWORK ADDRESS IS VISITED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
08923717
|
Filing Dt:
|
09/04/1997
|
Title:
|
MANAGEMENT OF USER-DEFINABLE DATABASES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
08993204
|
Filing Dt:
|
12/18/1997
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR EFFICIENT REPRESENTATION OF VARIABLE LENGTH IDENTIFIERS IN A DISTRIBUTED OBJECT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
08993206
|
Filing Dt:
|
12/18/1997
|
Title:
|
METHOD AND APPARATUS FOR ENFORCING LOCKING INVARIANTS IN MULTI-THREADED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09004969
|
Filing Dt:
|
01/09/1998
|
Title:
|
METHOD, APPARATUS & COMPUTER PROGRAM PRODUCT FOR INVOKING A THREAD-UNAWARE ROUTINE THAT USES AN OPERATION-DEPENDENT TEMPORARY DATA STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09016207
|
Filing Dt:
|
01/30/1998
|
Title:
|
TRANSLATION-LOOKASIDE BUFFER WITH CURRENT TRACKING REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09044900
|
Filing Dt:
|
03/20/1998
|
Title:
|
METHODS AND APPARATUS FOR PACKAGING A PROGRAM FOR REMOTE EXECUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09062908
|
Filing Dt:
|
04/20/1998
|
Title:
|
SYSTEM AND METHOD PROVIDING AN ARRANGEMENT FOR EFFICIENTLY EMULATING AN OPERATING SYSTEM CALL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09096450
|
Filing Dt:
|
06/11/1998
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING A NETWORK INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09099548
|
Filing Dt:
|
06/18/1998
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
METHOD FOR DETERMINING THE DESIRED DECOUPLING COMPONENTS FOR POWER DISTRIBUTION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09107972
|
Filing Dt:
|
06/30/1998
|
Title:
|
CONTROL OF MULTIPLE COMPUTER PROCESSES USING A MUTUAL EXCLUSION PRIMITIVE ORDERING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09108066
|
Filing Dt:
|
06/30/1998
|
Title:
|
METHOD AND APPARATUS FOR THE DETECTION OF MOTION IN VIDEO
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09175552
|
Filing Dt:
|
10/20/1998
|
Title:
|
METHOD AND APPARATUS FOR LONGEST PREFIX ADDRESS LOOKUP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09206810
|
Filing Dt:
|
12/07/1998
|
Title:
|
SYSTEM AND METHOD FOR FACILITATING SAFEPOINT SYNCHRONIZATION IN A MULTITHREADED COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09234843
|
Filing Dt:
|
01/22/1999
|
Title:
|
PLATFORM INDEPENDENT MEMORY IMAGE ANALYSIS ARCHITECTURE FOR DEBUGGING A COMPUTER PROGRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09235880
|
Filing Dt:
|
01/22/1999
|
Title:
|
METHOD AND APPARATUS FOR LIMITING SECURITY ATTACKS VIA DATA COPIED INTO COMPUTER MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09243982
|
Filing Dt:
|
02/04/1999
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
SYSTEM FOR HANDLING LOAD ERRORS HAVING SYMBOLIC ENTITY GENERATOR TO GENERATE SYMBOLIC ENTITY AND ALU TO PROPAGATE THE SYMBOLIC ENTITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09253550
|
Filing Dt:
|
02/22/1999
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING LIMITED ACCESS PRIVILEGES WITH AN UNTRUSTED TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09262191
|
Filing Dt:
|
03/04/1999
|
Title:
|
SECURE COMMUNICATION WITH MOBILE HOSTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09289266
|
Filing Dt:
|
04/09/1999
|
Title:
|
METHOD AND APPARATUS FOR DYNAMICALLY CONFIGURING DEVICE USING DEVICE CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09309735
|
Filing Dt:
|
05/11/1999
|
Title:
|
SWITCHING METHOD IN A MULTI-THREADED PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09320794
|
Filing Dt:
|
05/27/1999
|
Title:
|
COMPUTER SYSTEM INCLUDING MULTIPLE CLOCK SOURCES AND FAILOVER SWITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09326629
|
Filing Dt:
|
06/07/1999
|
Title:
|
CALL HANDLING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09332322
|
Filing Dt:
|
06/14/1999
|
Title:
|
GEOMETRY COMPRESSION FOR REGULAR AND IRREGULAR MESH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09337587
|
Filing Dt:
|
06/21/1999
|
Title:
|
PARALLEL SYSTEM AND METHOD FOR PERFORMING FAST FOURIER TRANSFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09368008
|
Filing Dt:
|
08/03/1999
|
Title:
|
APPARATUS AND METHOD FOR BAD ADDRESS HANDLING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09386553
|
Filing Dt:
|
08/31/1999
|
Title:
|
METHOD AND APPARATUS FOR EXTRACTING FIRST FAILURE AND ATTENDANT OPERATING INFORMATION FROM COMPUTER SYSTEM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09386564
|
Filing Dt:
|
08/31/1999
|
Title:
|
METHOD AND APPARATUS FOR BUS PARAMETER OPTIMIZATION USING PROBES OF SYSTEM CONFIGURATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09391010
|
Filing Dt:
|
09/07/1999
|
Title:
|
A SYSTEM FOR UPDATING A SET OF INSTANTIATED CONTENT PROVIDERS BASED ON CHANGES IN CONTENT PROVIDER DIRECTORY WITHOUT INTERRUPTION OF A NETWORK INFORMATION SERVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09391166
|
Filing Dt:
|
09/08/1999
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING MULTIPLICATION/ADDITION OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09408463
|
Filing Dt:
|
09/29/1999
|
Title:
|
SYSTEM AND COMPUTER-IMPLEMENTED METHOD FOR PERFORMING MULTI-STAGE FAST WALSH TRANSFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09413040
|
Filing Dt:
|
10/06/1999
|
Title:
|
GRAPHICS SYSTEM HAVING A SUPER-SAMPLED SAMPLE BUFFER WITH GENERATION OF OUTPUT PIXELS USING SELECTIVE ADJUSTMENT OF FILTERING FOR IMPLEMENTATION OF DISPLAY EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09413103
|
Filing Dt:
|
10/06/1999
|
Title:
|
GRAPHICS SYSTEM WHICH RENDERS SAMPLES INTO A SAMPLE BUFFER AND GENERATES PIXELS IN RESPONSE TO STORED SAMPLES AT DIFFERENT RATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09413104
|
Filing Dt:
|
10/06/1999
|
Title:
|
GRAPHICS SYSTEM HAVING A SUPER-SAMPLED SAMPLE BUFFER WITH GENERATION OF OUTPUT PIXELS USING SELECTIVE ADJUSTMENT OF FILTERING FOR REDUCED ARTIFACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09413108
|
Filing Dt:
|
10/06/1999
|
Title:
|
MECHANISM TO IMPROVE FAULT ISOLATION AND DIAGNOSIS IN COMPUTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09415759
|
Filing Dt:
|
10/08/1999
|
Title:
|
MOUNTING MEDIA DRIVES IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09426220
|
Filing Dt:
|
10/22/1999
|
Title:
|
DISK DRIVE ISOLATION MOUNT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09431645
|
Filing Dt:
|
11/01/1999
|
Title:
|
SYSTEM AND METHOD FOR GENERATING CODE FOR QUERY OBJECT INTERFACING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09436050
|
Filing Dt:
|
11/08/1999
|
Title:
|
REDUCING NETWORK TRAFFIC FOR REMOTE FILE SYSTEM ACCESSES BY KEEPING TRACK OF UNALLOCATED REGIONS IN FILES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09472940
|
Filing Dt:
|
12/27/1999
|
Title:
|
GRAPHICS SYSTEM CONFIGURED TO PERFORM PARALLEL SAMPLE TO PIXEL CALCULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09484093
|
Filing Dt:
|
01/18/2000
|
Title:
|
METHOD AND APPARATUS FOR POWERING UP AN ELECTRONIC SYSTEM AFTER AC POWER HAS BEEN REMOVED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09488915
|
Filing Dt:
|
01/19/2000
|
Title:
|
AUTOMATED SHIELDING ALGORITHM FOR DYNAMIC CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09499264
|
Filing Dt:
|
02/07/2000
|
Title:
|
METHOD TO REDUCE MEMORY LATENCIES BY PERFORMING TWO LEVELS OF SPECULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09504091
|
Filing Dt:
|
02/15/2000
|
Title:
|
INCREMENTAL CLASS UNLOADING IN A TRAIN-ALGORITHM-BASED GARBAGE COLLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09511539
|
Filing Dt:
|
02/23/2000
|
Title:
|
METHOD AND APPARATUS FOR GENERATING AN AUDIO SIGNATURE FOR A DATA ITEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09512843
|
Filing Dt:
|
02/25/2000
|
Title:
|
METHOD AND APPARATUS FOR POST-MORTEM KERNEL MEMORY LEAK DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09513161
|
Filing Dt:
|
02/25/2000
|
Title:
|
HIERARCHICAL COUPLING NOISE ANALYSIS FOR SUBMICRON INTEGRATED CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09514485
|
Filing Dt:
|
02/28/2000
|
Title:
|
DISK SCHEDULING SYSTEM WITH BOUNDED REQUEST REORDERING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09523378
|
Filing Dt:
|
03/10/2000
|
Title:
|
EXTENDING THE CAPABILITIES OF AN XSL STYLE SHEET TO INCLUDE COMPONENTS FOR CONTENT TRANSFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09525581
|
Filing Dt:
|
03/15/2000
|
Title:
|
MORPHING DECOMPRESSION IN A GRAPHICS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09526677
|
Filing Dt:
|
03/16/2000
|
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING TESTING SEQUENCES FOR ELECTRONIC EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09534839
|
Filing Dt:
|
03/24/2000
|
Title:
|
SYSTEM AND METHOD FOR TESTING SIGNAL INTERCONNECTIONS USING BUILT-IN SELF TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09551687
|
Filing Dt:
|
04/18/2000
|
Title:
|
APPARATUS AND METHOD FOR SOURCE SYNCHRONOUS LINK TESTING OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09558408
|
Filing Dt:
|
04/24/2000
|
Title:
|
FILE PORTABILITY TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09574710
|
Filing Dt:
|
05/18/2000
|
Title:
|
SPATIAL AND TEMPORAL ALIGNMENT OF A SCAN DUMP FOR DEBUG OF SCAN-BASED DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09579109
|
Filing Dt:
|
05/25/2000
|
Title:
|
COMPUTER AIDED DESIGN FLOW TO LOCATE GROUNDED FILL IN A LARGE SCALE INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09595150
|
Filing Dt:
|
06/16/2000
|
Title:
|
LATCH MAPPER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09607427
|
Filing Dt:
|
06/27/2000
|
Title:
|
PROTECTIVE DEVICE FOR INSTALLING CPCI MICROPROCESSOR BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09624173
|
Filing Dt:
|
07/24/2000
|
Title:
|
METHOD FOR SCALABLE MEMORY EFFICIENT THREAD-LOCAL OBJECT ALLOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09639959
|
Filing Dt:
|
08/16/2000
|
Title:
|
METHOD AND APPARATUS FOR UNDIRECTIONAL COOLANT FLOW CONTROL UNIT FOR PRESSURIZED COOLING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09654758
|
Filing Dt:
|
09/05/2000
|
Title:
|
APPARATUS AND METHOD FOR SELECTABLY INCLUDING A MASS STORAGE DEVICE IN A SELECTABLE SPACE OF A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09662387
|
Filing Dt:
|
09/14/2000
|
Title:
|
HIERARCHICAL PARASITIC CAPACITANCE EXTRACTION FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09669357
|
Filing Dt:
|
09/26/2000
|
Title:
|
METHOD AND APPARATUS FOR REDUCING POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09686164
|
Filing Dt:
|
10/10/2000
|
Title:
|
EFFICIENT OBJECT FAULTING WITH GENERATIONAL GARBAGE COLLECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09696451
|
Filing Dt:
|
10/25/2000
|
Title:
|
LONG LINE RECEIVER FOR CMOS INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09702485
|
Filing Dt:
|
10/31/2000
|
Title:
|
STRIDING-TYPE GENERATION SCANNING FOR PARALLEL GARBAGE COLLECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09707191
|
Filing Dt:
|
11/06/2000
|
Title:
|
DUAL VOLTAGE SENSE CELL FOR INPUT/OUTPUT DYNAMIC TERMINATION LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09715723
|
Filing Dt:
|
11/17/2000
|
Title:
|
ADDING ELECTRICAL RESISTANCE IN SERIES WITH BYPASS CAPACITORS TO ACHIEVE A DESIRED VALUE OF ELECTRICAL IMPEDANCE BETWEEN CONDUCTORS OF AN ELECTRICAL POWER DISTRIBUTION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09718866
|
Filing Dt:
|
11/21/2000
|
Title:
|
HIGH DENSITY PACKAGING FOR MULTI-DISK SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09733241
|
Filing Dt:
|
12/08/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
TILE ARRAY COMPUTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09812477
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
GEOMETRY INSTRUCTIONS FOR GRAPHICS DATA COMPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09824495
|
Filing Dt:
|
04/02/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
METHODOLOGY TO CREATE INTEGRATED CIRCUIT DESIGNS BY REPLICATION MAINTAINING ISOMORPHIC INPUT OUTPUT AND FAULT BEHAVIOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09834137
|
Filing Dt:
|
04/12/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
STRETCHING, SHORTENING, AND/OR REMOVING A CLOCK CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09837923
|
Filing Dt:
|
04/18/2001
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEFINING SIGNAL TIMING FOR AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09846984
|
Filing Dt:
|
05/01/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
MODULAR COMPUTER SYSTEM MECHANICAL INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09855353
|
Filing Dt:
|
05/15/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
MINIMIZING THE EFFECT OF CLOCK SKEW IN BIT LINE WRITE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09872786
|
Filing Dt:
|
06/01/2001
|
Title:
|
METHOD FOR COUPLING LOGIC BLOCKS USING LOW THRESHOLD PASS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09872840
|
Filing Dt:
|
06/01/2001
|
Title:
|
OVERDRIVEN PASS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09873093
|
Filing Dt:
|
06/01/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
SIGNAL BUFFERS FOR PRINTED CIRCUIT BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09879501
|
Filing Dt:
|
06/11/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD AND CIRCUITRY FOR A PRE-EMPHASIS SCHEME FOR SINGLE-ENDED CENTER TAPED TERMINATED HIGH SPEED DIGITAL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09887395
|
Filing Dt:
|
06/22/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
METHOD FOR SMOOTHING DI/DT NOISE DUE TO CLOCK TRANSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09887807
|
Filing Dt:
|
06/22/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
RELIABLE CARD DETECTION IN A CPCI SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09908667
|
Filing Dt:
|
07/17/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
MEMORY READ CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09927751
|
Filing Dt:
|
08/09/2001
|
Title:
|
CLOCKED HALF-RAIL DIFFERENTIAL LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09930435
|
Filing Dt:
|
08/14/2001
|
Title:
|
METHOD FOR REDUCING PEAK TO PEAK JITTER IN A DUAL-LOOP DELAY LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09942356
|
Filing Dt:
|
08/29/2001
|
Title:
|
METHOD OF COUPLING SEMICONDUCTOR DEVICES INCLUDING MULTI-CHIP SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09951992
|
Filing Dt:
|
09/13/2001
|
Title:
|
HINGED BEZEL FOR A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09952951
|
Filing Dt:
|
09/14/2001
|
Title:
|
DATA STROBE RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09973326
|
Filing Dt:
|
10/09/2001
|
Title:
|
MINIMIZING THE EFFECT OF CLOCK SKEW IN PRECHARGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09977770
|
Filing Dt:
|
10/15/2001
|
Title:
|
SINGLE-INPUT/DUAL-OUTPUT SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09990729
|
Filing Dt:
|
11/20/2001
|
Title:
|
SELECTABLE RESISTOR AND/OR DRIVER FOR AN INTEGRATED CIRCUIT WITH A LINEAR RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10025617
|
Filing Dt:
|
12/26/2001
|
Title:
|
METHOD OF CODING FREQUENTLY OCCURRING VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10041019
|
Filing Dt:
|
01/07/2002
|
Title:
|
METHOD FOR ASSIGNING POWER AND GROUND PINS IN ARRAY PACKAGES TO ENHANCE NEXT LEVEL ROUTING
|
|