USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	037373/0402			Pages:	15
		Recorded:	12/29/2015
Conveyance:	MERGER (SEE DOCUMENT FOR DETAILS).

Total properties: 19

Patent #:	7669041	Issue Dt:	02/23/2010	Application #:	11742514	Filing Dt:	04/30/2007
Publication #:	US20080270750	Pub Dt:	10/30/2008
Title:	INSTRUCTION-PARALLEL PROCESSOR WITH ZERO-PERFORMANCE-OVERHEAD OPERAND COPY

Patent #:	8122078	Issue Dt:	02/21/2012	Application #:	11973887	Filing Dt:	10/09/2007
Publication #:	US20080140994	Pub Dt:	06/12/2008
Title:	PROCESSOR WITH ENHANCED COMBINED-ARITHMETIC CAPABILITY

Patent #:	8213509	Issue Dt:	07/03/2012	Application #:	11973889	Filing Dt:	10/09/2007
Publication #:	US20080117978	Pub Dt:	05/22/2008
Title:	VIDEO CODING ON PARALLEL PROCESSING SYSTEMS

Patent #:	8438365	Issue Dt:	05/07/2013	Application #:	11973895	Filing Dt:	10/09/2007
Publication #:	US20080141279	Pub Dt:	06/12/2008
Title:	EFFICIENT DATA LOADING IN A DATA-PARALLEL PROCESSOR

Patent #:	8024553	Issue Dt:	09/20/2011	Application #:	12192813	Filing Dt:	08/15/2008
Publication #:	US20080307207	Pub Dt:	12/11/2008
Title:	DATA EXCHANGE AND COMMUNICATION BETWEEN EXECUTION UNITS IN A PARALLEL PROCESSOR

Patent #:	8259807	Issue Dt:	09/04/2012	Application #:	12192829	Filing Dt:	08/15/2008
Publication #:	US20080298466	Pub Dt:	12/04/2008
Title:	FAST DETECTION AND CODING OF DATA BLOCKS

Patent #:	8861611	Issue Dt:	10/14/2014	Application #:	12192841	Filing Dt:	08/15/2008
Publication #:	US20090003453	Pub Dt:	01/01/2009
Title:	HIERARCHICAL PACKING OF SYNTAX ELEMENTS

Patent #:	8332829	Issue Dt:	12/11/2012	Application #:	12192862	Filing Dt:	08/15/2008
Publication #:	US20080301694	Pub Dt:	12/04/2008
Title:	COMMUNICATION SCHEDULING WITHIN A PARALLEL PROCESSING SYSTEM

Patent #:	8694757	Issue Dt:	04/08/2014	Application #:	12192885	Filing Dt:	08/15/2008
Publication #:	US20080301418	Pub Dt:	12/04/2008
Title:	TRACING COMMAND EXECUTION IN A PARALLEL PROCESSING SYSTEM

Patent #:	8051223	Issue Dt:	11/01/2011	Application #:	12331348	Filing Dt:	12/09/2008
Title:	SYSTEM AND METHOD FOR MANAGING MEMORY USING MULTI-STATE BUFFER REPRESENTATIONS

Patent #:	8041852	Issue Dt:	10/18/2011	Application #:	12331357	Filing Dt:	12/09/2008
Title:	SYSTEM AND METHOD FOR USING A SHARED BUFFER CONSTRUCT IN PERFORMANCE OF CONCURRENT DATA-DRIVEN TASKS

Patent #:	8112591	Issue Dt:	02/07/2012	Application #:	12331362	Filing Dt:	12/09/2008
Title:	SYSTEM AND METHOD FOR DETECTION OF NON-DETERMINISTIC MEMORY ACCESS EVENTS

Patent #:	8456480	Issue Dt:	06/04/2013	Application #:	12687010	Filing Dt:	01/13/2010
Publication #:	US20100315428	Pub Dt:	12/16/2010
Title:	METHOD FOR CHAINING IMAGE-PROCESSING FUNCTIONS ON A SIMD PROCESSOR

Patent #:	8412917	Issue Dt:	04/02/2013	Application #:	13237646	Filing Dt:	09/20/2011
Publication #:	US20120011349	Pub Dt:	01/12/2012
Title:	DATA EXCHANGE AND COMMUNICATION BETWEEN EXECUTION UNITS IN A PARALLEL PROCESSOR

Patent #:	8219723	Issue Dt:	07/10/2012	Application #:	13275581	Filing Dt:	10/18/2011
Publication #:	US20120036288	Pub Dt:	02/09/2012
Title:	SYSTEMS AND METHODS FOR USING A SHARED BUFFER CONSTRUCT IN PERFORMANCE OF CONCURRENT DATA-DRIVEN TASKS

Patent #:	8321606	Issue Dt:	11/27/2012	Application #:	13281195	Filing Dt:	10/25/2011
Publication #:	US20120042100	Pub Dt:	02/16/2012
Title:	SYSTEMS AND METHODS FOR MANAGING MEMORY USING MULTI-STATE BUFFER REPRESENTATIONS

Patent #:	8433830	Issue Dt:	04/30/2013	Application #:	13492878	Filing Dt:	06/10/2012
Publication #:	US20120254481	Pub Dt:	10/04/2012
Title:	SYSTEMS AND METHODS FOR USING A SHARED BUFFER CONSTRUCT IN PERFORMANCE OF CONCURRENT DATA-DRIVEN TASKS

Patent #:	8786614	Issue Dt:	07/22/2014	Application #:	13886220	Filing Dt:	05/02/2013
Publication #:	US20130241940	Pub Dt:	09/19/2013
Title:	CHAINING IMAGE-PROCESSING FUNCTIONS ON A SIMD PROCESSOR

Patent #:	9667962	Issue Dt:	05/30/2017	Application #:	14513191	Filing Dt:	10/13/2014
Publication #:	US20150030076	Pub Dt:	01/29/2015
Title:	HIERARCHICAL PACKING OF SYNTAX ELEMENTS

Assignor

Exec Dt:

08/26/2015

Assignee

160 GREENTREE DRIVE

SUITE 101

DOVER, DELAWARE 19904

Correspondence name and address
	RENAISSANCE IP LAW GROUP
	9600 SW OAK STREET
	SUITE 560
	PORTLAND, OR 97223

Search Results as of: 05/14/2024 10:29 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6