Total properties:
101
Page
1
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09224929
|
Filing Dt:
|
12/31/1998
|
Title:
|
PROGRAMMABLE MULTI-STANDARD I/O ARCHITECTURE FOR FPGAS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09285563
|
Filing Dt:
|
04/02/1999
|
Title:
|
METHOD AND APPARATUS FOR STORING A VALIDATION NUMBER IN A FIELD-PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09318198
|
Filing Dt:
|
05/25/1999
|
Title:
|
INTEGRATED CIRCUIT THAT INCLUDES A FIELD-PROGRAMMABLE GATE ARRAY AND A HARD GATE ARRAY HAVING THE SAME UNDERLYING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09669035
|
Filing Dt:
|
09/25/2000
|
Title:
|
RAISED TUNGSTEN PLUG ANTIFUSE AND FABRICATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09734784
|
Filing Dt:
|
12/11/2000
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
CYCLIC REDUNDANCY CHECKING OF A FIELD PROGRAMMABLE GATE ARRAY HAVING AN SRAM MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09737642
|
Filing Dt:
|
12/14/2000
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
METAL-TO-METAL ANTIFUSE STRUCTURE AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09737643
|
Filing Dt:
|
12/14/2000
|
Title:
|
Radiation tolerant flash FPGA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09738508
|
Filing Dt:
|
12/18/2000
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
Title:
|
Programmable multi-standard I/O architecture for FPGAs
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09748648
|
Filing Dt:
|
12/21/2000
|
Title:
|
Flash based control for field programmable gate array
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09880629
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
BLOCK SYMMETRIZATION IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09880679
|
Filing Dt:
|
06/12/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
BLOCK CONNECTOR SPLITTING IN LOGIC BLOCK OF A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
09953580
|
Filing Dt:
|
09/13/2001
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
ENCRYPTION FOR A STREAM FILE IN AN FPGA INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10024661
|
Filing Dt:
|
12/13/2001
|
Title:
|
PROGRAMMABLE MULTI-STANDARD I/O ARCHITECTURE FOR FPGAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10061951
|
Filing Dt:
|
01/31/2002
|
Title:
|
TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10066398
|
Filing Dt:
|
01/30/2002
|
Title:
|
TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
10066539
|
Filing Dt:
|
01/30/2002
|
Title:
|
TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10071262
|
Filing Dt:
|
02/07/2002
|
Title:
|
USER AVAILABLE BODY SCAN CHAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
10077188
|
Filing Dt:
|
02/15/2002
|
Title:
|
METHOD AND APPARATUS OF MEMORY CLEARING WITH MONITORING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10077190
|
Filing Dt:
|
02/15/2002
|
Title:
|
ROUTING STRUCTURES FOR A TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10137729
|
Filing Dt:
|
05/01/2002
|
Title:
|
THREE INPUT FIELD PROGRAMMABLE GATE ARRAY LOGIC CIRCUIT CONFIGURABLE AS A THREE INPUT LOOK UP TABLE, A D-LATCH OR A D FLIP-FLOP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10143721
|
Filing Dt:
|
05/09/2002
|
Title:
|
METHOD AND APPARATUS FOR A FLEXIBLE CHARGEPUMP SCHEME FOR FIELD-PROGRAMMABLE GATE ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10157777
|
Filing Dt:
|
05/28/2002
|
Title:
|
ANTIFUSE INCORPORATING TANTALUM NITRIDE BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10163096
|
Filing Dt:
|
06/04/2002
|
Title:
|
FIELD-PROGRAMMABLE GATE ARRAY LOW VOLTAGE DIFFERENTIAL SIGNALING DRIVER UTILIZING TWO COMPLIMENTARY OUTPUT BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10216332
|
Filing Dt:
|
08/08/2002
|
Title:
|
METHOD AND APPARATUS FOR BOOTSTRAPPING A PROGRAMMABLE ANTIFUSE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10235245
|
Filing Dt:
|
09/03/2002
|
Title:
|
APPARATUS FOR INTERFACING AND TESTING A PHASE LOCKED LOOP IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10246094
|
Filing Dt:
|
09/17/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
PROGRAMMABLE MULTI-STANDARD I/O ARCHITECTURE FOR FPGAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10264288
|
Filing Dt:
|
10/02/2002
|
Title:
|
CARRY CHAIN FOR USE BETWEEN LOGIC MODULES IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10267917
|
Filing Dt:
|
10/08/2002
|
Title:
|
PARALLEL PROGRAMMABLE ANTIFUSE FIELD PROGRAMMABLE GATE ARRAY DEVICE (FPGA) AND A METHOD FOR PROGRAMMING AND TESTING AN ANTIFUSE FPGA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10293895
|
Filing Dt:
|
11/12/2002
|
Title:
|
FIELD PROGRAMMABLE GATE ARRAY ARCHITECTURE INCLUDING A BUFFER MODULE AND A METHOD OF DISTRIBUTING BUFFER MODULES IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
10318281
|
Filing Dt:
|
12/11/2002
|
Title:
|
APPARATUS AND METHOD FOR INITIALIZING AN INTEGRATED CIRCUIT DEVICE AND ACTIVATING A FUNCTION OF THE DEVICE ONCE AN INPUT POWER SUPPLY HAS REACHED A THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10323613
|
Filing Dt:
|
12/18/2002
|
Title:
|
MULTI-LEVEL ROUTING ARCHITECTURE IN A FIELD PROGRAMMABLE GATE ARRAY HAVING TRANSMITTERS AND RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10327675
|
Filing Dt:
|
12/20/2002
|
Title:
|
PROGRAMMING METHODS FOR AN AMORPHOUS CARBON METAL-TO-METAL ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10330672
|
Filing Dt:
|
12/27/2002
|
Title:
|
REPEATABLE BLOCK PRODUCING A NON-UNIFORM ROUTING ARCHITECTURE IN A FIELD PROGRAMMABLE GATE ARRAY HAVING SEGMENTED TRACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
10331144
|
Filing Dt:
|
12/27/2002
|
Title:
|
AMORPHOUS CARBON METAL-TO-METAL ANTIFUSE WITH ADHESION PROMOTING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10334338
|
Filing Dt:
|
12/30/2002
|
Title:
|
FIELD PROGRAMMABLE GATE ARRAY FREEWAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10334339
|
Filing Dt:
|
12/30/2002
|
Title:
|
FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10334340
|
Filing Dt:
|
12/30/2002
|
Title:
|
INTRA-TILE BUFFER SYSTEM FOR A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10334393
|
Filing Dt:
|
12/30/2002
|
Title:
|
INTER-TILE BUFFER SYSTEM FOR A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10335234
|
Filing Dt:
|
12/30/2002
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
APPARATUS AND METHOD OF ERROR DETECTION AND CORRECTION IN A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY FIELD-PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10351099
|
Filing Dt:
|
01/22/2003
|
Title:
|
CYCLIC REDUNDANCY CHECKING OF A FIELD PROGRAMMABLE GATE ARRAY HAVING AN SRAM MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10405860
|
Filing Dt:
|
04/01/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
METAL-TO-METAL ANTIFUSE EMPLOYING CARBON-CONTAINING ANTIFUSE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10429002
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
Title:
|
TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10429004
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10448258
|
Filing Dt:
|
05/28/2003
|
Title:
|
CLOCK TREE NETWORK IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10448259
|
Filing Dt:
|
05/28/2003
|
Title:
|
SYNCHRONOUS FIRST-IN/FIRST-OUT BLOCK MEMORY FOR A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10452764
|
Filing Dt:
|
05/30/2003
|
Title:
|
DEDICATED INPUT/OUTPUT FIRST IN/FIRST OUT MODULE FOR A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10459412
|
Filing Dt:
|
06/10/2003
|
Title:
|
METHODS OF REDUNDANCY IN A FLOATING TRAP MEMORY ELEMENT BASED FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10608454
|
Filing Dt:
|
06/26/2003
|
Title:
|
BLOCK CONNECTOR SPLITTING IN LOGIC BLOCK OF A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10619172
|
Filing Dt:
|
07/11/2003
|
Title:
|
LOW-CAPACITANCE INPUT/OUTPUT AND ELECTROSTATIC DISCHARGE CIRCUIT FOR PROTECTING AN INTEGRATED CIRCUIT FROM ELECTROSTATIC DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10623111
|
Filing Dt:
|
07/17/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
FLASH/DYNAMIC RANDOM ACCESS MEMORY FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10625491
|
Filing Dt:
|
07/22/2003
|
Title:
|
ANTIFUSE STRUCTURE AND A METHOD OF FORMING AN ANTIFUSE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10629337
|
Filing Dt:
|
07/28/2003
|
Title:
|
TRANSISTOR HAVING FULLY-DEPLETED JUNCTIONS TO REDUCE CAPACITANCE AND INCREASE RADIATION IMMUNITY IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10670883
|
Filing Dt:
|
09/24/2003
|
Title:
|
BLOCK SYMMETRIZATION IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10724530
|
Filing Dt:
|
11/26/2003
|
Title:
|
CHIP CARRIER SUBSTRATE WITH A LAND GRID ARRAY AND EXTERNAL BOND TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10724531
|
Filing Dt:
|
11/26/2003
|
Title:
|
RADIATION SHIELDING DIE CARRIER PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10752222
|
Filing Dt:
|
01/05/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
RADIATION TOLERANT SRAM BIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10829596
|
Filing Dt:
|
04/21/2004
|
Title:
|
METHOD AND APPARATUS OF MEMORY CLEARING WITH MONITORING RAM MEMORY CELLS IN A FIELD PROGRAMMABLE GATED ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10843701
|
Filing Dt:
|
05/10/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
PROGRAMMABLE SYSTEM ON A CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10850054
|
Filing Dt:
|
05/19/2004
|
Title:
|
PROGRAMMABLE SYSTEM ON A CHIP FOR POWER-SUPPLY VOLTAGE AND CURRENT MONITORING AND CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10916926
|
Filing Dt:
|
08/11/2004
|
Title:
|
CLOCK TREE NETWORK IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10948010
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
SYNCHRONOUS FIRST-IN/FIRST-OUT BLOCK MEMORY FOR A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
11056957
|
Filing Dt:
|
02/11/2005
|
Title:
|
TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
11056983
|
Filing Dt:
|
02/11/2005
|
Title:
|
DEDICATED INPUT/OUTPUT FIRST IN/FIRST OUT MODULE FOR A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11078952
|
Filing Dt:
|
03/10/2005
|
Title:
|
SWITCHING RATIO AND ON-STATE RESISTANCE OF AN ANTIFUSE PROGRAMMED BELOW 5 MA AND HAVING A TA OR TAN BARRIER METAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11123734
|
Filing Dt:
|
05/05/2005
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
FIELD-PROGRAMMABLE GATE ARRAY LOW VOLTAGE DIFFERENTIAL SIGNALING DRIVER UTILIZING TWO COMPLIMENTARY OUTPUT BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11210492
|
Filing Dt:
|
08/23/2005
|
Title:
|
AMORPHOUS CARBON METAL-TO-METAL ANTIFUSE WITH ADHESION PROMOTING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11323417
|
Filing Dt:
|
12/30/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
DEGLITCHING CIRCUITS FOR A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY BASED PROGRAMMABLE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11345549
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
PROGRAMMABLE SYSTEM ON A CHIP FOR POWER-SUPPLY VOLTAGE AND CURRENT MONITORING AND CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11387636
|
Filing Dt:
|
03/22/2006
|
Title:
|
CLOCK TREE NETWORK IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11426158
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
THREE INPUT FIELD PROGRAMMABLE GATE ARRAY LOGIC CIRCUIT CONFIGURABLE AS A THREE INPUT LOOK UP TABLE, A D-LATCH OR A D FLIP-FLOP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11426541
|
Filing Dt:
|
06/26/2006
|
Title:
|
REPEATABLE BLOCK PRODUCING A NON-UNIFORM ROUTING ARCHITECTURE IN A FIELD PROGRAMMABLE GATE ARRAY HAVING SEGMENTED TRACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11484243
|
Filing Dt:
|
07/10/2006
|
Title:
|
DEGLITCHING CIRCUITS FOR A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY BASED PROGRAMMABLE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11531375
|
Filing Dt:
|
09/13/2006
|
Title:
|
MULTI-LEVEL ROUTING ARCHITECTURE IN A FIELD PROGRAMMABLE GATE ARRAY HAVING TRANSMITTERS AND RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11548199
|
Filing Dt:
|
10/10/2006
|
Title:
|
FIELD-PROGRAMMABLE GATE ARRAY LOW VOLTAGE DIFFERENTIAL SIGNALING DRIVER UTILIZING TWO COMPLIMENTARY OUTPUT BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11550336
|
Filing Dt:
|
10/17/2006
|
Title:
|
CYCLIC REDUNDANCY CHECKING OF A FIELD PROGRAMMABLE GATE ARRAY HAVING AN SRAM MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11552482
|
Filing Dt:
|
10/24/2006
|
Title:
|
METHOD AND APPARATUS OF MEMORY CLEARING WITH MONITORING RAM MEMORY CELLS IN A FIELD PROGRAMMABLE GATED ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11561705
|
Filing Dt:
|
11/20/2006
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
TILEABLE FIELD-PROGRAMMABLE GATE ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11617559
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
APPARATUS AND METHOD OF ERROR DETECTION AND CORRECTION IN A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY FIELD-PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11619547
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
FLASH/DYNAMIC RANDOM ACCESS MEMORY FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11676188
|
Filing Dt:
|
02/16/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
RADIATION TOLERANT SRAM BIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11677432
|
Filing Dt:
|
02/21/2007
|
Title:
|
DEDICATED INPUT/OUTPUT FIRST IN/FIRST OUT MODULE FOR A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11677441
|
Filing Dt:
|
02/21/2007
|
Title:
|
LOW-CAPACITANCE INPUT/OUTPUT AND ELECTROSTATIC DISCHARGE CIRCUIT FOR PROTECTING AN INTEGRATED CIRCUIT FROM ELECTROSTATIC DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11737030
|
Filing Dt:
|
04/18/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
SYNCHRONOUS FIRST-IN/FIRST-OUT BLOCK MEMORY FOR A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11748865
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
BLOCK SYMMETRIZATION IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11837700
|
Filing Dt:
|
08/13/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
PARALLEL PROGRAMMABLE ANTIFUSE FIELD PROGRAMMABLE GATE ARRAY DEVICE (FPGA) AND A METHOD FOR PROGRAMMING AND TESTING AN ANTIFUSE FPGA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11844569
|
Filing Dt:
|
08/24/2007
|
Title:
|
APPARATUS AND METHOD FOR INITIALIZING AN INTEGRATED CIRCUIT DEVICE AND ACTIVATING A FUNCTION OF THE DEVICE ONCE AN INPUT POWER SUPPLY HAS REACHED A THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11844581
|
Filing Dt:
|
08/24/2007
|
Title:
|
APPARATUS AND METHOD FOR INITIALIZING AN INTEGRATED CIRCUIT DEVICE AND ACTIVATING A FUNCTION OF THE DEVICE ONCE AN INPUT POWER SUPPLY HAS REACHED A THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11859497
|
Filing Dt:
|
09/21/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
APPARATUS AND METHOD OF ERROR DETECTION AND CORRECTION IN A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY FIELD-PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11931772
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
PROGRAMMABLE SYSTEM ON A CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11932462
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
PROGRAMMABLE SYSTEM ON A CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
12045424
|
Filing Dt:
|
03/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
RADIATION TOLERANT SRAM BIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
12046160
|
Filing Dt:
|
03/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
THREE INPUT FIELD PROGRAMMABLE GATE ARRAY LOGIC CIRCUIT CONFIGURABLE AS A THREE INPUT LOOK UP TABLE, A D-LATCH OR A D FLIP- FLOP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
12105524
|
Filing Dt:
|
04/18/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
CLOCK TREE NETWORK IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
12109487
|
Filing Dt:
|
04/25/2008
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
FIELD-PROGRAMMABLE GATE ARRAY LOW VOLTAGE DIFFERENTIAL SIGNALING DRIVER UTILIZING TWO COMPLIMENTARY OUTPUT BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
12130876
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
BLOCK SYMMETRIZATION IN A FIELD PROGRAMMABLE GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
12131258
|
Filing Dt:
|
06/02/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
REPEATABLE BLOCK PRODUCING A NON-UNIFORM ROUTING ARCHITECTURE IN A FIELD PROGRAMMABLE GATE ARRAY HAVING SEGMENTED TRACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12172860
|
Filing Dt:
|
07/14/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
DEGLITCHING CIRCUITS FOR A RADIATION-HARDENED STATIC RANDOM ACCESS MEMORY BASED PROGRAMMABLE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12198249
|
Filing Dt:
|
08/26/2008
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
APPARATUS FOR TESTING A PHRASE-LOCKED LOOP IN A BOUNDARY SCAN ENABLED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12345388
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
RADIATION TOLERANT SRAM BIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
12350419
|
Filing Dt:
|
01/08/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
PROGRAMMABLE SYSTEM ON A CHIP FOR POWER-SUPPLY VOLTAGE AND CURRENT MONITORING AND CONTROL
|
|