Total properties:
805
Page
1
of
9
Pages:
1 2 3 4 5 6 7 8 9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
07877253
|
Filing Dt:
|
04/28/1992
|
|
Title:
|
PROCESS FOR FORMING OHMIC CONTACT FOR III-V SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1994
|
Application #:
|
07901810
|
Filing Dt:
|
06/22/1992
|
|
Title:
|
VOLTAGE REFERENCE CIRCUIT WITH BREAKPOINT COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08334462
|
Filing Dt:
|
11/02/1994
|
|
Title:
|
DIGITAL WAVETABLE AUDIO SYNTHESIZER WITH DELAY-BASED EFFECTS PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08390320
|
Filing Dt:
|
02/17/1995
|
|
Title:
|
ADAPTIVE ECHO CANCELLATION USED WITH ECHO SUPPRESSION TO REDUCE SHORT AND LONG DURATION ECHOES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08399497
|
Filing Dt:
|
03/07/1995
|
|
Title:
|
SYSTEM AND METHOD FOR ENHANCED SPEECH QUALITY IN VOICE STORAGE AND RETRIEVAL SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08463683
|
Filing Dt:
|
06/05/1995
|
|
Title:
|
SELF-TESTING DATA MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08472050
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
REDUCED LEAKAGE ANTIFUSE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08555685
|
Filing Dt:
|
11/14/1995
|
|
Title:
|
DSP ARCHITECTURE FOR A FIR-TYPE FILTER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08557511
|
Filing Dt:
|
11/14/1995
|
|
Title:
|
IMPLEMENTATION OF A DIGITAL DECIMATION FILTER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08557592
|
Filing Dt:
|
11/14/1995
|
|
Title:
|
IMPLEMENTATION OF A DIGITAL INTERPOLATION FILTER AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
08558108
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
LOGIC GATES FOR REDUCING POWER CONSUMPTION OF GALLIUM ARSENIDE INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08563973
|
Filing Dt:
|
11/29/1995
|
|
Title:
|
SYSTEM AND METHOD FOR DUAL TONE MULTIFREQUENCY DETECTION USING VARIABLE FRAME WIDTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08585530
|
Filing Dt:
|
01/11/1996
|
|
Title:
|
DTMF DETECTOR SYSTEM AND METHOD WHICH PERFORMS STATIC AND DYNAMIC THRESHOLDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08588407
|
Filing Dt:
|
01/18/1996
|
|
Title:
|
DTMF DETECTOR SYSTEM AND METHOD WHICH PERFORMS IMPROVED TWIST COMPUTATION AND THRESHOLDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08594018
|
Filing Dt:
|
01/30/1996
|
|
Title:
|
SYSTEM AND METHOD FOR PERFORMING ECHO CANCELLATION IN A COMMUNICATIONS NETWORK EMPLOYING A MIXED MODE LMS ADAPTIVE BALANCE FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08595870
|
Filing Dt:
|
02/06/1996
|
|
Title:
|
DIFFERENTIAL CMOS CURRENT AMPLIFIER WITH CONTROLLED BANDWIDTH AND COMMON MODE DISTORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08600841
|
Filing Dt:
|
02/13/1996
|
|
Title:
|
HIGH SWING, LOW POWER OUTPUT STAGE FOR AN OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08600843
|
Filing Dt:
|
02/13/1996
|
|
Title:
|
HIGH SWING LOW POWER GENERAL PURPOSE OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08603597
|
Filing Dt:
|
02/16/1996
|
|
Title:
|
FLEXIBLE, HIGH-PERFORMANCE STATIC RAM ARCHITECTURE FOR FIELD-PROGRAMMABLE GATE ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08612216
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
OS RECTIFYING SCHOTTKY AND OHMIC JUNCTION AND W/WC/TIC OHMIC CONTACTS ON SIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08615734
|
Filing Dt:
|
03/14/1996
|
|
Title:
|
HIGH CONVERSION GAIN CMOS MIXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08622472
|
Filing Dt:
|
03/25/1996
|
|
Title:
|
COMPUTER SYSTEM AND METHOD FOR PERFORMING WAVETABLE MUSIC SYNTHESIS WHICH STORES WAVETABLE DATA IN SYSTEM MEMORY EMPLOYING A HIGH PRIORITY I/O BUS REQUEST MECHANISM FOR IMPROVED AUDIO FIDELITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08622761
|
Filing Dt:
|
03/25/1996
|
|
Title:
|
COMPUTER SYSTEM AND METHOD FOR PERFORMING WAVETABLE MUSIC SYNTHESIS WHICH STORES WAVETABLE DATA IN SYSTEM MEMORY WHICH MINIMIZES AUDIO INFIDELITY DUE TO WAVETABLE DATA ACCESS LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08623850
|
Filing Dt:
|
03/25/1996
|
|
Title:
|
COMPUTER SYSTEM AND METHOD FOR GENERATING DELAY-BASED AUDIO EFFECTS IN A WAVETABLE MUSIC SYNTHESIZER WHICH STORES WAVETABLE DATA IN SYSTEM MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08630329
|
Filing Dt:
|
04/10/1996
|
|
Title:
|
POWER CROSS DETECTION USING LOOP CURRENT AND VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08642814
|
Filing Dt:
|
05/03/1996
|
|
Title:
|
MULTIPLE INPUT FREQUENCY LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08643342
|
Filing Dt:
|
05/06/1996
|
|
Title:
|
DSP WITH REGISTER FILE AND MULTI-FUNCTION INSTRUCTION SEQUENCER FOR VECTOR PROCESSING BY MACU
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08652640
|
Filing Dt:
|
05/31/1996
|
|
Title:
|
APPARATUS FOR PREVENTING ACCIDENTAL OR INTENTIONAL FUSE BLOWING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08653283
|
Filing Dt:
|
05/24/1996
|
|
Title:
|
DTMF DETECTOR SYSTEM AND METHOD WHICH PERFORMS FREQUENCY DOMAIN ENERGY CALCULATIONS WITH IMPROVED PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08668414
|
Filing Dt:
|
06/21/1996
|
|
Title:
|
STROBED COMPARATOR FOR A LARGE COMMON MODE RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08675297
|
Filing Dt:
|
07/01/1996
|
|
Title:
|
TEST DETECTION APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08693426
|
Filing Dt:
|
08/07/1996
|
|
Title:
|
DUAL VOLTAGE, SELF-MONITORING LINE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08693428
|
Filing Dt:
|
08/07/1996
|
|
Title:
|
SELF-MONITORING LINE INTERFACE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08696201
|
Filing Dt:
|
08/13/1996
|
|
Title:
|
COMBINED ANALOG AND DIGITAL COMMUNICATIONS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08699049
|
Filing Dt:
|
08/21/1996
|
|
Title:
|
DIGITAL DIRECT CURRENT FEED CONTROL FOR A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08703683
|
Filing Dt:
|
08/27/1996
|
|
Title:
|
FLOATING GATE FPGA CELL WITH SELECT DEVICE ON DRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08704853
|
Filing Dt:
|
08/27/1996
|
|
Title:
|
FLOATING GATE FGPA CELL WITH SEPARATED SELECT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08706885
|
Filing Dt:
|
09/03/1996
|
|
Title:
|
TRANSISTOR RATIO CONTROLLED CMOS TRANSMISSION LINE EQUALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08708074
|
Filing Dt:
|
08/09/1996
|
|
Title:
|
FLOATING GATE FPGA CELL WITH COUNTER-DOPED SELECT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08710321
|
Filing Dt:
|
09/24/1996
|
|
Title:
|
PARALLEL DECIMATOR METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08710937
|
Filing Dt:
|
09/24/1996
|
|
Title:
|
METHOD AND APPARATUS FOR ENTERING A TEST MODE OF AN EXTERNALLY NON-PROGRAMMABLE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08712773
|
Filing Dt:
|
09/12/1996
|
|
Title:
|
SYSTEM AND METHOD FOR PERFORMING COMBINED DIGITAL/ANALOG AUTOMATIC GAIN CONTROL FOR IMPROVED CLIPPING SUPPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08712870
|
Filing Dt:
|
09/12/1996
|
|
Title:
|
SYSTEM AND METHOD FOR PERFORMING AUTOMATIC GAIN CONTROL WITH GAIN SCHEDULING AND ADJUSTMENT AT ZERO CROSSINGS FOR REDUCING DISTORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08719799
|
Filing Dt:
|
09/25/1996
|
|
Title:
|
CONFIGURABLE DIGITAL WIRELESS AND WIRED COMMUNICATIONS SYSTEM ARCHITECTURE FOR IMPLEMENTING BASEBAND FUNCTIONALITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08726268
|
Filing Dt:
|
10/04/1996
|
|
Title:
|
APPARATUS AND METHOD FOR PROTOCOL INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08739009
|
Filing Dt:
|
10/28/1996
|
|
Title:
|
HIGH PERFORMANCE ECHO CANCELER FOR HIGH SPEED MODEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08739372
|
Filing Dt:
|
10/29/1996
|
|
Title:
|
HIGH SPEED DIGITAL BUS TERMINATION Y
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08742094
|
Filing Dt:
|
10/31/1996
|
|
Title:
|
SEMI-SOFT SWITCHING AND PRECEDENT SWITCHING IN SYNCHRONOUS POWER SUPPLY CONTROLLERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08759611
|
Filing Dt:
|
12/05/1996
|
|
Title:
|
SYSTEM AND METHOD FOR PERFORMING SOFTWARE PATCHES IN EMBEDDED SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08760818
|
Filing Dt:
|
12/05/1996
|
|
Title:
|
COMMUNICATIONS DEVICE WITH IMPROVED RING SIGNAL DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
08760883
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
NARROWBAND DIGITAL CORDLESS TELEPHONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08771337
|
Filing Dt:
|
12/16/1996
|
|
Title:
|
APPARATUS AND METHOD FOR AUTOMATED TESTING OF A PROGRAMMABLE ANALOG GAIN STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08772241
|
Filing Dt:
|
12/23/1996
|
|
Title:
|
RAISED TUNGSTEN PLUG ANTIFUSE AND FABRICATION PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08780691
|
Filing Dt:
|
01/08/1997
|
|
Title:
|
INTERMEDIATE FREQUENCY GAIN STAGE WITH RECTIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08792482
|
Filing Dt:
|
01/31/1997
|
|
Title:
|
FIELD PROGRAMMABLE GATE ARRAY WITH MASK PROGRAMMED INPUT AND OUTPUT BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08792902
|
Filing Dt:
|
01/31/1997
|
|
Title:
|
FIELD PROGRAMMABLE GATE ARRAY WITH MASK PROGRAMMED ANALOG FUNCTION CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08794096
|
Filing Dt:
|
02/03/1997
|
|
Title:
|
LOGIC FUNCTION MODULE FOR FIELD PROGRAMMABLE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08797202
|
Filing Dt:
|
02/11/1997
|
|
Title:
|
ANTIFUSE PROGRAMMED PROM CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08806289
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
HIGH SPEED ANALOG FLIP-FLOP WITH EMBEDDED LOGIC AND PHASE-LOCKED-LOOP CIRCUIT EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
08807455
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
ENHANCED FIELD PROGRAMMABLE GATE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08807836
|
Filing Dt:
|
02/27/1997
|
|
Title:
|
ARRANGEMENT FOR ASYNCHRONOUS DECIMATION USING A FREQUENCY RATIO ESTIMATOR AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08820526
|
Filing Dt:
|
03/19/1997
|
|
Title:
|
MULTIPOINT ACCESS PROTOCOL UTILIZING A POINT-TO-POINT METHODOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08829374
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
NONVOLATILE REPROGRAMMABLE INTERCONNECT CELL WITH FN TUNNELING IN SENSE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08850149
|
Filing Dt:
|
05/02/1997
|
|
Title:
|
MULTIPLE INPUT FREQUENCY LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
08853300
|
Filing Dt:
|
05/09/1997
|
|
Title:
|
MONITORING LINE CONDITIONS IN THE DATA TRANSMISSION MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08856358
|
Filing Dt:
|
05/14/1997
|
|
Title:
|
A THRESHOLD VOLTAGE LEVEL GENERATOR FOR TIME DIVISION DUPLEX COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08856541
|
Filing Dt:
|
05/15/1997
|
|
Title:
|
SYSTEM AND METHOD FOR PROVIDING FDD AND TDD MODES OF OPERATION FOR A WIRELESS COMMUNICATIONS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
08870892
|
Filing Dt:
|
06/06/1997
|
|
Title:
|
SWITCH HOOK STATUS DETERMINATION IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
08870893
|
Filing Dt:
|
06/06/1997
|
|
Title:
|
RING TRIP DETECTION IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08870894
|
Filing Dt:
|
06/06/1997
|
|
Title:
|
SILENT POLARITY REVERSAL IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08870895
|
Filing Dt:
|
06/06/1997
|
|
Title:
|
DIRECT CURRENT FEED WITH LINE STATUS CHANGE ADAPTATION IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08872272
|
Filing Dt:
|
06/10/1997
|
|
Title:
|
CABLE LENGTH ESTIMATION CIRCUIT USING DATA SIGNAL EDGE RATE DETECTION AND ANALOG TO DIGITAL CONVERSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08873625
|
Filing Dt:
|
06/12/1997
|
|
Title:
|
SYSTEM AND METHOD FOR BIT INTERLEAVING OF FULL-RATE SPEECH DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
08876816
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
PHASE -LOCKED LOOP ARRANGEMENT WITH FAST LOCK MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08879986
|
Filing Dt:
|
06/20/1997
|
|
Title:
|
SYSTEM AND METHOD FOR PROGRAMMABLE TELEPHONE SUBSCRIBER LINE TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08880007
|
Filing Dt:
|
06/20/1997
|
|
Title:
|
TELEPHONE SUBSCRIBER LINE DIAGNOSTICS SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08880008
|
Filing Dt:
|
06/20/1997
|
|
Title:
|
SYSTEM AND METHOD FOR PROGRAMMABLE TELEPHONE SUBSCRIBER LINE TEST IN RING MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08899445
|
Filing Dt:
|
07/23/1997
|
|
Title:
|
MULTIPLE CHANNEL CLASS D AUDIO AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
08914017
|
Filing Dt:
|
08/01/1997
|
|
Title:
|
INTEGRATED CIRCUIT RESET INCORPORATING BATTERY MONITOR AND WATCHDOG TIMER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08915667
|
Filing Dt:
|
08/21/1997
|
|
Title:
|
METHOD OF USING AN AUDIO TRANSMISSION SIGNAL TO TRANSMIT VIDEO DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08915690
|
Filing Dt:
|
08/21/1997
|
|
Title:
|
METHOD OF AND APPARATUS FOR ENCODING OF OUTPUT SYMBOL SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08919126
|
Filing Dt:
|
08/26/1997
|
|
Title:
|
ELECTRONIC SYSTEM HAVING A MULTISTAGE LOW NOISE OUTPUT BUFFER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
08919958
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
METHOD OF CODING A NUMBER FOR STORING IN A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08923321
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
FIFO AND SYSTEM SYNCHRONIZATION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08928269
|
Filing Dt:
|
09/12/1997
|
|
Title:
|
ELECTRONIC CIRCUIT BREAKER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
08936155
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
TELEPHONE CALLING PARTY ANNOUNCEMENT SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
08950429
|
Filing Dt:
|
10/15/1997
|
|
Title:
|
SYNCHRONIZATION OF TDMA CELL SITES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
08962667
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
CIRCUIT AND METHODOLOGY FOR TRANSFERRING SIGNALS BETWEEN SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
08969780
|
Filing Dt:
|
11/13/1997
|
|
Title:
|
SYSTEM AND METHOD FOR IDENTIFYING AND ANNOUNCING A CALLER AND A CALLEE OF AN INCOMING TELEPHONE CALL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
08972227
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
DIGITAL COMMUNICATIONS USING SERIALIZED DELAY LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08974672
|
Filing Dt:
|
11/19/1997
|
|
Title:
|
SIGNAL DETECTION CIRCUIT USING A PLURALITY OF DELAY STAGES WITH EDGE DETECTION LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08980578
|
Filing Dt:
|
12/01/1997
|
|
Title:
|
A COMMUNICATIONS SYSTEM WITH A CONFIGURABLE DATA TRANSFER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08980579
|
Filing Dt:
|
12/01/1997
|
|
Title:
|
COMMUNICATIONS SYSTEM WITH MULTIPLE, SIMULTANEOUS ACCESSES TO A MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08980580
|
Filing Dt:
|
12/01/1997
|
|
Title:
|
CONFIGURING A COMMUNICATIONS SYSTEM WITH A CONFIGURABLE DATA TRANSFER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08985586
|
Filing Dt:
|
12/05/1997
|
|
Title:
|
ARRANGEMENT AND METHOD FOR CONTROLLING GAIN OF ANALOG-TO-DIGITAL CONVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08994481
|
Filing Dt:
|
12/19/1997
|
|
Title:
|
SILICON CONTROLLED RECTIFIER WITH REDUCED SUBSTRATE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09008967
|
Filing Dt:
|
01/20/1998
|
|
Title:
|
SYSTEM AND METHOD FOR DETECTING VOICE ACTIVITY BASED ON INTEGRATED ABSOLUTE VALUES OF THE DIFFERENTIATED ZERO CROSSING RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09031896
|
Filing Dt:
|
02/27/1998
|
|
Title:
|
ARRANGEMENT AND METHOD FOR SELECTABLE TIME/FREQUENCY DIVISION MULTIPLEX COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09039891
|
Filing Dt:
|
03/16/1998
|
|
Title:
|
EMBEDDED STATIC RANDOM ACCESS MEMORY FOR FIELD PROGRAMMABLE GATE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09039923
|
Filing Dt:
|
03/16/1998
|
|
Title:
|
SRAM BUS ARCHITECTURE AND INTERCONNECT TO AN FPGA
|
|
