Total properties:
553
Page
1
of
6
Pages:
1 2 3 4 5 6
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13895086
|
Filing Dt:
|
05/15/2013
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
STORAGE SYSTEMS THAT CREATE SNAPSHOT QUEUES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13898903
|
Filing Dt:
|
05/21/2013
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
COMMAND AND DATA SELECTION IN STORAGE CONTROLLER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13904759
|
Filing Dt:
|
05/29/2013
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
High Performance System Topology for NAND Memory Systems
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13907479
|
Filing Dt:
|
05/31/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR RECONFIGURING AN ARRAY OF STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
13908905
|
Filing Dt:
|
06/03/2013
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
Selection of Data for Redundancy Calculation in Three Dimensional Nonvolatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
13908921
|
Filing Dt:
|
06/03/2013
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
Adaptive Operation of Three Dimensional Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13910377
|
Filing Dt:
|
06/05/2013
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
Program And Read Operations For 3D Non-Volatile Memory Based On Memory Hole Diameter
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13913639
|
Filing Dt:
|
06/10/2013
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
ERASE INHIBIT FOR 3D NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13913845
|
Filing Dt:
|
06/10/2013
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
DATA RECOVERY USING ADDITIONAL ERROR CORRECTION CODING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13915103
|
Filing Dt:
|
06/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
SYSTEM TO REDUCE STRESS ON WORD LINE SELECT TRANSISTOR DURING ERASE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
13918833
|
Filing Dt:
|
06/14/2013
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
DIFFERENTIAL CURRENT SENSE AMPLIFIER AND METHOD FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13921072
|
Filing Dt:
|
06/18/2013
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
EFFICIENT VOLTAGE DOUBLER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13921566
|
Filing Dt:
|
06/19/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
DATA ENCODING FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13921626
|
Filing Dt:
|
06/19/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
DATA ENCODING FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
13922105
|
Filing Dt:
|
06/19/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
ELECTRONIC SYSTEM WITH HEAT EXTRACTION AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
13924313
|
Filing Dt:
|
06/21/2013
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
DEVICE AND METHOD FOR RESOLVING AN LM FLAG ISSUE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13924875
|
Filing Dt:
|
06/24/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
Efficiency for Charge Pumps with Low Supply Voltages
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13925621
|
Filing Dt:
|
06/24/2013
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
NONVOLATILE MEMORY AND METHOD FOR IMPROVED PROGRAMMING WITH REDUCED VERIFY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13925662
|
Filing Dt:
|
06/24/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
High Capacity Select Switches for Three-Dimensional Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13925917
|
Filing Dt:
|
06/25/2013
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
NONVOLATILE MEMORY CELL OPERATING BY INCREASING ORDER IN POLYCRYSTALLINE SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13926442
|
Filing Dt:
|
06/25/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
CAPACITIVE REGULATION OF CHARGE PUMPS WITHOUT REFRESH OPERATION INTERRUPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
13926709
|
Filing Dt:
|
06/25/2013
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
Storage Module and Low-Complexity Methods for Assessing the Health of a Flash Memory Device
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13926900
|
Filing Dt:
|
06/25/2013
|
Title:
|
STORAGE SYSTEM WITH DATA TRANSFER RATE ADJUSTMENT FOR POWER THROTTLING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13927659
|
Filing Dt:
|
06/26/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
System for Maintaining Back Gate Threshold Voltage in Three Dimensional NAND Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13929197
|
Filing Dt:
|
06/27/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
EFFICIENT HIGH VOLTAGE BIAS REGULATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13931107
|
Filing Dt:
|
06/28/2013
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
Title:
|
Management of Non-Volatile Memory Systems Having Large Erase Blocks
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13931897
|
Filing Dt:
|
06/29/2013
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
NON-VOLATILE CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13932060
|
Filing Dt:
|
07/01/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
NAND STRING CONTAINING SELF-ALIGNED CONTROL GATE SIDEWALL CLADDING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13932384
|
Filing Dt:
|
07/01/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
DETECTING PROGRAMMED WORD LINES BASED ON NAND STRING CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13933743
|
Filing Dt:
|
07/02/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
METHOD OF MAKING A VERTICAL NAND DEVICE USING SEQUENTIAL ETCHING OF MULTILAYER STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13933987
|
Filing Dt:
|
07/02/2013
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
Write Operations with Full Sequence Programming for Defect Management in Nonvolatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
13934013
|
Filing Dt:
|
07/02/2013
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
WRITE OPERATIONS FOR DEFECT MANAGEMENT IN NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13938975
|
Filing Dt:
|
07/10/2013
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
METHOD FOR REDUCING DIELECTRIC OVERETCH WHEN MAKING CONTACT TO CONDUCTIVE FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13940050
|
Filing Dt:
|
07/11/2013
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
BUFFER MEMORY RESERVATION TECHNIQUES FOR USE WITH A NAND FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13940504
|
Filing Dt:
|
07/12/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
Efficient Smart Verify Method For Programming 3D Non-Volatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13941823
|
Filing Dt:
|
07/15/2013
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
RIGID WAVE PATTERN DESIGN ON CHIP CARRIER SUBSTRATE AND PRINTED CIRCUIT BOARD FOR SEMICONDUCTOR AND ELECTRONIC SUB-SYSTEM PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13945117
|
Filing Dt:
|
07/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
DYNAMIC REGULATION OF MEMORY ARRAY SOURCE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13951228
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
WORD LINE KICKING WHEN SENSING NON-VOLATILE STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13952990
|
Filing Dt:
|
07/29/2013
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
Title:
|
PILLAR-SHAPED NONVOLATILE MEMORY AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13955597
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
Title:
|
RAMPING PASS VOLTAGE TO ENHANCE CHANNEL BOOST IN MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13956483
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
Title:
|
METHODS AND DEVICES FOR FORMING NANOSTRUCTURE MONOLAYERS AND DEVICES INCLUDING SUCH MONOLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13957198
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
CAM NAND with OR Function and Full Chip Search Capability
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13957219
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
CAM NAND with OR Function and Full Chip Search Capability
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13957234
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
FLASH EEPROM SYSTEM WITH SIMULTANEOUS MULTIPLE DATA SECTOR PROGRAMMING AND STORAGE OF PHYSICAL BLOCK CHARACTERISTICS IN OTHER DESIGNATED BLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13957248
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
USE OF BLOOM FILTER AND IMPROVED PROGRAM ALGORITHM FOR INCREASED DATA PROTECTION IN CAM NAND MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
13957407
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
DATA STORAGE SYSTEM WITH DYNAMIC READ THRESHOLD MECHANISM AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13960360
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
ERASE FOR 3D NON-VOLATILE MEMORY WITH SEQUENTIAL SELECTION OF WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13961360
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR PREDICTING AND IMPROVING BOOT-UP SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13961388
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
Title:
|
Methods and Apparatus for Passing Information to a Host System to Suggest Logical Locations to Allocate to a File
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13963294
|
Filing Dt:
|
08/09/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
SENSING PARAMETER MANAGEMENT IN NON-VOLATILE MEMORY STORAGE SYSTEM TO COMPENSATE FOR BROKEN WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13964157
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
Title:
|
MEMORY CELL THAT EMPLOYS A SELECTIVELY GROWN REVERSIBLE RESISTANCE-SWITCHING ELEMENT AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13970146
|
Filing Dt:
|
08/19/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
NATURAL THRESHOLD VOLTAGE DISTRIBUTION COMPACTION IN NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13971399
|
Filing Dt:
|
08/20/2013
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
HIGH PERFORMANCE HARDWARE-BASED EXECUTION UNIT FOR PERFORMING C2 BLOCK CIPHER ENCRYPTION/DECRYPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13971774
|
Filing Dt:
|
08/20/2013
|
Title:
|
SYNDROME LAYERED DECODING FOR LDPC CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13972100
|
Filing Dt:
|
08/21/2013
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
Active Regulator Wake-Up Time Improvement by Capacitive Regulation
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13973218
|
Filing Dt:
|
08/22/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
NON-VOLATILE MEMORY HAVING 3D ARRAY OF READ/WRITE ELEMENTS AND READ/WRITE CIRCUITS AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13974696
|
Filing Dt:
|
08/23/2013
|
Publication #:
|
|
Pub Dt:
|
12/26/2013
| | | | |
Title:
|
P-TYPE CONTROL GATE IN NON-VOLATILE STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
13974997
|
Filing Dt:
|
08/23/2013
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
DATA RECOVERY FROM BLOCKS WITH GATE SHORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14011395
|
Filing Dt:
|
08/27/2013
|
Publication #:
|
|
Pub Dt:
|
12/26/2013
| | | | |
Title:
|
PRESERVING DATA OF A VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14016203
|
Filing Dt:
|
09/02/2013
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
Title:
|
REDUCED LEVEL CELL MODE FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14016785
|
Filing Dt:
|
09/03/2013
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
Bad Block Reconfiguration in Nonvolatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
14018163
|
Filing Dt:
|
09/04/2013
|
Title:
|
Triple Patterning NAND Flash Memory with SOC
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14018172
|
Filing Dt:
|
09/04/2013
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
VIRTUAL CHANNEL FOR DATA TRANSFERS BETWEEN DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14018258
|
Filing Dt:
|
09/04/2013
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
Triple Patterning NAND Flash Memory with Stepped Mandrel
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14018260
|
Filing Dt:
|
09/04/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
COMPOSITIONS AND METHODS FOR MODULATION OF NANOSTRUCTURE ENERGY LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
14020621
|
Filing Dt:
|
09/06/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
3D NON-VOLATILE STORAGE WITH WIDE BAND GAP TRANSISTOR DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14020634
|
Filing Dt:
|
09/06/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
Systems And Methods For Read Disturb Management In Non-Volatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14020647
|
Filing Dt:
|
09/06/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
VERTICAL BIT LINE WIDE BAND GAP TFT DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14021538
|
Filing Dt:
|
09/09/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
METHOD AND DEVICE FOR EFFICIENT TRACE ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
14022864
|
Filing Dt:
|
09/10/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH COPPER INTERCONNECTS SEPARATED BY AIR GAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
14023920
|
Filing Dt:
|
09/11/2013
|
Title:
|
Dynamic Erase Voltage Step Size Selection For 3D Non-Volatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14024531
|
Filing Dt:
|
09/11/2013
|
Title:
|
Detection and Handling of Unbalanced Errors in Interleaved Codewords
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14025160
|
Filing Dt:
|
09/12/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
VREAD BIAS ALLOCATION ON WORD LINES FOR READ DISTURB REDUCTION IN 3D NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14025442
|
Filing Dt:
|
09/12/2013
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
METHOD OF OPERATING FET LOW CURRENT 3D RE-RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14028260
|
Filing Dt:
|
09/16/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
Selective In-Situ Retouching of Data in Nonvolatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14028846
|
Filing Dt:
|
09/17/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
APPARATUS AND METHOD OF USING DUMMY DATA WHILE STORING DATA AT A MULTI-BIT STORAGE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14029655
|
Filing Dt:
|
09/17/2013
|
Title:
|
Write Amplification Reduction by Delaying Read Access to Data Written During Garbage Collection
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14029694
|
Filing Dt:
|
09/17/2013
|
Title:
|
System and Method for Updating a Reading Threshold Voltage Based on Symbol Transition Information
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14029697
|
Filing Dt:
|
09/17/2013
|
Title:
|
UNIVERSAL AND RECONFIGURABLE QC-LDPC ENCODER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14030717
|
Filing Dt:
|
09/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
SYSTEMS AND METHODS FOR CONTEXTUAL STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14032548
|
Filing Dt:
|
09/20/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
METHODS AND DEVICES FOR FORMING NANOSTRUCTURE MONOLAYERS AND DEVICES INCLUDING SUCH MONOLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
14033100
|
Filing Dt:
|
09/20/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
BACK GATE OPERATION WITH ELEVATED THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14033727
|
Filing Dt:
|
09/23/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
MULTI-WORD LINE ERRATIC PROGRAMMING DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
14035006
|
Filing Dt:
|
09/24/2013
|
Title:
|
ADAPTIVE DOUBLE PULSE BCF PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14035529
|
Filing Dt:
|
09/24/2013
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
METHOD AND DEVICE FOR WRITE ABORT PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14035876
|
Filing Dt:
|
09/24/2013
|
Title:
|
Multipass Programming in Buffers Implemented in Non-Volatile Data Storage Systems
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14041522
|
Filing Dt:
|
09/30/2013
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
AMPLITUDE MODULATION FOR PASS GATE TO IMPROVE CHARGE PUMP EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
14044143
|
Filing Dt:
|
10/02/2013
|
Title:
|
Three-Dimensional NAND Memory with Adaptive Erase
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
14044416
|
Filing Dt:
|
10/02/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
TEMPERATURE COMPENSATION OF CONDUCTIVE BRIDGE MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14044548
|
Filing Dt:
|
10/02/2013
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
SYSTEM AND METHOD FOR BANK LOGICAL DATA REMAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14045294
|
Filing Dt:
|
10/03/2013
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
ADAPTIVE EPWR (ENHANCED POST WRITE READ) SCHEDULING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14047381
|
Filing Dt:
|
10/07/2013
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
Adjusting Control Gate Overdrive Of Select Gate Transistors During Programming Of Non-Volatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14047764
|
Filing Dt:
|
10/07/2013
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
Select Gate Materials Having Different Work Functions In Non-Volatile Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
14048015
|
Filing Dt:
|
10/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
TEMPERATURE BASED COMPENSATION DURING VERIFY OPERATIONS FOR NON-VOLATILE STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14051217
|
Filing Dt:
|
10/10/2013
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
PROGRAMMING TIME IMPROVEMENT FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14051416
|
Filing Dt:
|
10/10/2013
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
BIT LINE AND COMPARE VOLTAGE MODULATION FOR SENSING NONVOLATILE STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
14051627
|
Filing Dt:
|
10/11/2013
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
METHOD OF MAKING AN ULTRAHIGH DENSITY VERTICAL NAND MEMORY DEVICE WITH SHIELDING WINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
14053856
|
Filing Dt:
|
10/15/2013
|
Title:
|
DOUBLE VERIFY METHOD WITH SOFT PROGRAMMING TO SUPPRESS READ NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
14053866
|
Filing Dt:
|
10/15/2013
|
Title:
|
Double Verify Method In Multi-Pass Programming To Suppress Read Noise
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14057971
|
Filing Dt:
|
10/18/2013
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
Method For Non-Volatile Memory Having 3D Array of Read/Write Elements with Efficient Decoding of Vertical Bit Lines and Word Lines
|
|