skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054279/0001   Pages: 74
Recorded: 11/02/2020
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 51
1
Patent #:
Issue Dt:
10/25/2005
Application #:
09741829
Filing Dt:
12/22/2000
Publication #:
Pub Dt:
07/04/2002
Title:
METHOD AND SYSTEM FOR PACKET ENCRYPTION
2
Patent #:
Issue Dt:
02/18/2003
Application #:
09894900
Filing Dt:
06/29/2001
Publication #:
Pub Dt:
09/12/2002
Title:
CONTENT ADDRESSABLE MEMORY CELL HAVING IMPROVED LAYOUT
3
Patent #:
Issue Dt:
01/07/2003
Application #:
09956917
Filing Dt:
09/21/2001
Publication #:
Pub Dt:
01/23/2003
Title:
BITLINE PRECHARGE
4
Patent #:
Issue Dt:
11/22/2005
Application #:
09966391
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
08/01/2002
Title:
CASCADED CHARGE PUMP POWER SUPPLY
5
Patent #:
Issue Dt:
03/25/2003
Application #:
10084620
Filing Dt:
02/28/2002
Title:
DIGITALLY CONTROLLED PULSE WIDTH ADJUSTING CIRCUIT
6
Patent #:
Issue Dt:
06/24/2003
Application #:
10134753
Filing Dt:
04/30/2002
Title:
LOW POWER CONTENT ADDRESSABLE MEMORY ARCHITECTURE
7
Patent #:
Issue Dt:
10/02/2007
Application #:
10156725
Filing Dt:
05/24/2002
Publication #:
Pub Dt:
11/27/2003
Title:
METHOD AND APPARATUS FOR REORDERING ENTRIES IN A MULTI PROBE LOOKUP
8
Patent #:
Issue Dt:
06/10/2008
Application #:
10228933
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
Method for allocating processor resources and system for encrypting data
9
Patent #:
Issue Dt:
01/24/2006
Application #:
10286743
Filing Dt:
10/31/2002
Publication #:
Pub Dt:
05/06/2004
Title:
SORTING METHOD AND APPARATUS USING A CAM
10
Patent #:
Issue Dt:
05/03/2005
Application #:
10306734
Filing Dt:
11/29/2002
Publication #:
Pub Dt:
06/03/2004
Title:
METHOD AND APPARATUS FOR REPLACING DEFECTIVE ROWS IN A SEMICONDUCTOR MEMORY ARRAY
11
Patent #:
Issue Dt:
04/06/2004
Application #:
10329461
Filing Dt:
12/27/2002
Publication #:
Pub Dt:
07/24/2003
Title:
MATCHLINE SENSING FOR CONTENT ADDRESSABLE MEMORIES
12
Patent #:
Issue Dt:
02/26/2008
Application #:
10335535
Filing Dt:
12/31/2002
Publication #:
Pub Dt:
07/01/2004
Title:
WIDE FREQUENCY RANGE DELAY LOCKED LOOP
13
Patent #:
Issue Dt:
03/29/2005
Application #:
10351593
Filing Dt:
01/27/2003
Publication #:
Pub Dt:
08/28/2003
Title:
CONTENT ADDRESSABLE MEMORY CELL HAVING IMPROVED LAYOUT
14
Patent #:
Issue Dt:
03/07/2006
Application #:
10352372
Filing Dt:
01/27/2003
Publication #:
Pub Dt:
06/24/2004
Title:
SYNCHRONIZATION CIRCUIT AND METHOD WITH TRANSPARENT LATCHES
15
Patent #:
Issue Dt:
06/13/2006
Application #:
10430378
Filing Dt:
05/07/2003
Publication #:
Pub Dt:
01/01/2004
Title:
METHOD AND APPARATUS FOR INTERCONNECTING CONTENT ADDRESSABLE MEMORY DEVICES
16
Patent #:
Issue Dt:
01/13/2009
Application #:
10647664
Filing Dt:
08/25/2003
Publication #:
Pub Dt:
12/30/2004
Title:
START UP CIRCUIT FOR DELAY LOCKED LOOP
17
Patent #:
Issue Dt:
03/06/2007
Application #:
10724576
Filing Dt:
12/01/2003
Publication #:
Pub Dt:
01/06/2005
Title:
BLOCK PROGRAMMABLE PRIORITY ENCODER IN A CAM
18
Patent #:
Issue Dt:
10/10/2006
Application #:
10856783
Filing Dt:
06/01/2004
Publication #:
Pub Dt:
12/15/2005
Title:
TERNARY CAM CELL FOR REDUCED MATCHLINE CAPACITANCE
19
Patent #:
Issue Dt:
02/21/2006
Application #:
10912768
Filing Dt:
08/05/2004
Publication #:
Pub Dt:
03/31/2005
Title:
CONTENT ADDRESSABLE MEMORY ARCHITECTURE
20
Patent #:
Issue Dt:
05/02/2006
Application #:
11037365
Filing Dt:
01/19/2005
Publication #:
Pub Dt:
06/09/2005
Title:
TIMING VERNIER USING A DELAY LOCKED LOOP
21
Patent #:
Issue Dt:
12/08/2009
Application #:
11257525
Filing Dt:
10/25/2005
Publication #:
Pub Dt:
03/23/2006
Title:
METHOD AND SYSTEM FOR PACKET ENCRYPTION
22
Patent #:
Issue Dt:
10/17/2006
Application #:
11263144
Filing Dt:
10/31/2005
Publication #:
Pub Dt:
03/30/2006
Title:
SORTING METHOD AND APPARATUS USING A CAM
23
Patent #:
Issue Dt:
09/29/2009
Application #:
11305433
Filing Dt:
12/14/2005
Publication #:
Pub Dt:
05/18/2006
Title:
SYNCHRONIZATION CIRCUIT AND METHOD WITH TRANSPARENT LATCHES
24
Patent #:
Issue Dt:
06/05/2007
Application #:
11320746
Filing Dt:
12/30/2005
Publication #:
Pub Dt:
05/18/2006
Title:
MISMATCH-DEPENDENT POWER ALLOCATION TECHNIQUE FOR MATCH-LINE SENSING IN CONTENT-ADDRESSABLE MEMORIES
25
Patent #:
Issue Dt:
01/27/2009
Application #:
11582160
Filing Dt:
10/16/2006
Publication #:
Pub Dt:
10/18/2007
Title:
SORTING METHOD AND APPARATUS USING A CAM
26
Patent #:
Issue Dt:
08/05/2008
Application #:
11636876
Filing Dt:
12/11/2006
Publication #:
Pub Dt:
04/12/2007
Title:
CHARGE PUMP FOR PLL/DLL
27
Patent #:
Issue Dt:
03/31/2009
Application #:
11747428
Filing Dt:
05/11/2007
Publication #:
Pub Dt:
09/06/2007
Title:
LOW POWER MATCH-LINE SENSING CIRCUIT
28
Patent #:
Issue Dt:
03/10/2009
Application #:
11787667
Filing Dt:
04/17/2007
Publication #:
Pub Dt:
01/31/2008
Title:
CONTENT ADDRESSABLE MEMORY ARCHITECTURE
29
Patent #:
Issue Dt:
11/09/2010
Application #:
11839184
Filing Dt:
08/15/2007
Publication #:
Pub Dt:
05/15/2008
Title:
CONGESTION LEVEL MANAGEMENT IN A NETWORK DEVICE
30
Patent #:
Issue Dt:
07/14/2009
Application #:
11925208
Filing Dt:
10/26/2007
Publication #:
Pub Dt:
02/28/2008
Title:
COMPARE CIRCUIT FOR A CONTENT ADDRESSABLE MEMORY CELL
31
Patent #:
Issue Dt:
08/16/2011
Application #:
11999162
Filing Dt:
12/04/2007
Publication #:
Pub Dt:
04/17/2008
Title:
WIDE FREQUENCY RANGE DELAY LOCKED LOOP
32
Patent #:
Issue Dt:
03/02/2010
Application #:
12144186
Filing Dt:
06/23/2008
Publication #:
Pub Dt:
10/16/2008
Title:
TIMING VERNIER USING A DELAY LOCKED LOOP
33
Patent #:
Issue Dt:
11/10/2009
Application #:
12214053
Filing Dt:
06/16/2008
Publication #:
Pub Dt:
08/13/2009
Title:
CHARGE PUMP FOR PLL/DLL
34
Patent #:
Issue Dt:
02/02/2010
Application #:
12315289
Filing Dt:
12/02/2008
Publication #:
Pub Dt:
04/02/2009
Title:
START UP CIRCUIT FOR DELAY LOCKED LOOP
35
Patent #:
Issue Dt:
04/06/2010
Application #:
12317877
Filing Dt:
12/30/2008
Publication #:
Pub Dt:
05/14/2009
Title:
CHARGE PUMP FOR PLL/DLL
36
Patent #:
Issue Dt:
11/29/2011
Application #:
12543839
Filing Dt:
08/19/2009
Publication #:
Pub Dt:
02/11/2010
Title:
DOUBLE DATA RATE OUTPUT LATCH FOR STATIC RAM DEVICE HAS EDGE-TRIGGERED FLIP-FLOP TO OUTPUT DDR SIGNAL TO SYNCHRONIZE WITH A SECOND CLOCK SIGNAL
37
Patent #:
Issue Dt:
01/28/2014
Application #:
12619355
Filing Dt:
11/16/2009
Publication #:
Pub Dt:
03/11/2010
Title:
METHOD AND SYSTEM FOR PACKET PROCESSING
38
Patent #:
Issue Dt:
07/10/2012
Application #:
12639531
Filing Dt:
12/16/2009
Publication #:
Pub Dt:
05/06/2010
Title:
INITIALIZATION CIRCUIT FOR DELAY LOCKED LOOP
39
Patent #:
Issue Dt:
01/04/2011
Application #:
12687541
Filing Dt:
01/14/2010
Publication #:
Pub Dt:
05/13/2010
Title:
TIMING VERNIER USING A DELAY LOCKED LOOP
40
Patent #:
Issue Dt:
07/24/2012
Application #:
12709198
Filing Dt:
02/19/2010
Title:
BLOCK PROGRAMMABLE PRIORITY ENCODER IN A CAM
41
Patent #:
Issue Dt:
02/22/2011
Application #:
12714670
Filing Dt:
03/01/2010
Publication #:
Pub Dt:
08/26/2010
Title:
CHARGE PUMP FOR PLL/DLL
42
Patent #:
Issue Dt:
10/23/2012
Application #:
13113550
Filing Dt:
05/23/2011
Publication #:
Pub Dt:
09/22/2011
Title:
DOUBLE DATA RATE OUTPUT CIRCUIT AND METHOD
43
Patent #:
Issue Dt:
07/03/2012
Application #:
13186104
Filing Dt:
07/19/2011
Publication #:
Pub Dt:
12/01/2011
Title:
WIDE FREQUENCY RANGE DELAY LOCKED LOOP
44
Patent #:
Issue Dt:
05/06/2014
Application #:
13437177
Filing Dt:
04/02/2012
Publication #:
Pub Dt:
09/27/2012
Title:
TRUNKING IN A MATRIX
45
Patent #:
Issue Dt:
04/02/2013
Application #:
13523406
Filing Dt:
06/14/2012
Publication #:
Pub Dt:
01/03/2013
Title:
WIDE FREQUENCY RANGE DELAY LOCKED LOOP
46
Patent #:
Issue Dt:
08/06/2013
Application #:
13532980
Filing Dt:
06/26/2012
Publication #:
Pub Dt:
12/06/2012
Title:
INITIALIZATION CIRCUIT FOR DELAY LOCKED LOOP
47
Patent #:
Issue Dt:
09/10/2013
Application #:
13624487
Filing Dt:
09/21/2012
Publication #:
Pub Dt:
01/24/2013
Title:
DOUBLE DATA RATE OUTPUT CIRCUIT
48
Patent #:
Issue Dt:
10/07/2014
Application #:
13795070
Filing Dt:
03/12/2013
Publication #:
Pub Dt:
08/15/2013
Title:
CONGESTION MANAGEMENT IN A NETWORK
49
Patent #:
Issue Dt:
12/03/2013
Application #:
13850500
Filing Dt:
03/26/2013
Publication #:
Pub Dt:
10/17/2013
Title:
WIDE FREQUENCY RANGE DELAY LOCKED LOOP
50
Patent #:
Issue Dt:
04/26/2016
Application #:
14148895
Filing Dt:
01/07/2014
Publication #:
Pub Dt:
05/01/2014
Title:
METHOD AND SYSTEM FOR PACKET PROCESSING
51
Patent #:
Issue Dt:
11/06/2018
Application #:
15479691
Filing Dt:
04/05/2017
Publication #:
Pub Dt:
09/21/2017
Title:
Wide Frequency Range Delay Locked Loop
Assignor
1
Exec Dt:
10/28/2020
Assignee
1
515 LEGGET DRIVE
SUITE 704
OTTAWA, CANADA K2K 3G4
Correspondence name and address
CONVERSANT IP MANAGEMENT CORP
5830 GRANITE PARKWAY #100-247
SUITE 247
PLANO, TX 75024

Search Results as of: 05/17/2024 11:29 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT