|
Total properties:
67
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09151601
|
Filing Dt:
|
09/11/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09186354
|
Filing Dt:
|
11/05/1998
|
|
Title:
|
METHOD OF PREVENTING BOWING IN A VIA FORMATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09195202
|
Filing Dt:
|
11/18/1998
|
|
Title:
|
ADJUSABLE SUBSTRATE VOLTAGE APPLYING CIRCUIT OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09196121
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
DELAY LOCKED LOOP DEVICE OF THE SEMICONDUCTOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09216874
|
Filing Dt:
|
12/21/1998
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09217574
|
Filing Dt:
|
12/21/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING IMPROVED ON-OFF CURRENT CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09239152
|
Filing Dt:
|
01/28/1999
|
|
Title:
|
STACKABLE BALL GRID ARRAY SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09243469
|
Filing Dt:
|
02/03/1999
|
|
Title:
|
CIRCUIT FOR STANDBY CURRENT REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09295403
|
Filing Dt:
|
04/21/1999
|
|
Title:
|
PHASE SPLITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09362210
|
Filing Dt:
|
07/28/1999
|
|
Title:
|
METHOD OF FORMING CAPACITOR OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09415267
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
SEMICONDUCTOR CHIP PACKAGE AND METHOD OF FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09417775
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09434520
|
Filing Dt:
|
11/05/1999
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09441206
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
IMPURITY ION SEGREGATION PRECLUDING LAYER, FABRICATION METHOD THEREOF, ISOLATION STRUCTURE FOR SEMICONDUCTOR DEVICE USING THE IMPURITY ION SEGREGATION PRECLUDING LAYER AND FABRICATING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09442736
|
Filing Dt:
|
11/18/1999
|
|
Title:
|
METHOD FOR FORMING GATE OXIDE FILM IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09457340
|
Filing Dt:
|
12/08/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CAPACITOR AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09469131
|
Filing Dt:
|
12/21/1999
|
|
Title:
|
MULTI-CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09476380
|
Filing Dt:
|
01/03/2000
|
|
Title:
|
DELAY LOCKED LOOP USING BIDIRECTIONAL DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09606874
|
Filing Dt:
|
06/28/2000
|
|
Title:
|
Method for forming multi-layer interconnection of a semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09721636
|
Filing Dt:
|
11/27/2000
|
|
Title:
|
METHOD OF FORMING A GATE ELECTRODE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09742170
|
Filing Dt:
|
12/19/2000
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCORPORATING THEREIN RUTHENIUM ELECTRODE AND METHOD FOR THE MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09749621
|
Filing Dt:
|
12/28/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING CAPACITOR STRUCTURE FORMED IN PROXIMITY TO CORRESPONDING TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09751842
|
Filing Dt:
|
01/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09798942
|
Filing Dt:
|
03/06/2001
|
|
Title:
|
Method for forming a gate electrode on a semiconductor substrate
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09874505
|
Filing Dt:
|
06/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
METHOD OF FORMING A METAL WIRING IN A SEMICONDUCTOR DEVICE WITH COPPER SEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09884052
|
Filing Dt:
|
06/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
MOSFET DEVICE FABRICATION METHOD CAPABLE OF ALLOWING APPLICATION OF SELF-ALIGNED CONTACT PROCESS WHILE MAINTAINING METAL GATE TO HAVE UNIFORM THICKNESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09888905
|
Filing Dt:
|
06/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
DELAY LOCKED LOOP INCORPORATING A RING TYPE DELAY AND COUNTING ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09892550
|
Filing Dt:
|
06/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
SELF REFRESH CIRCUIT FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09922103
|
Filing Dt:
|
08/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
STACKABLE BALL GRID ARRAY SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
10005877
|
Filing Dt:
|
12/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR CONTROLLING BUFFERS IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10013402
|
Filing Dt:
|
12/13/2001
|
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10024366
|
Filing Dt:
|
12/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
LOW POWER SEMICONDUCTOR MEMORY DEVICE HAVING A NORMAL MODE AND A PARTIAL ARRAY SELF REFRESH MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10033509
|
Filing Dt:
|
12/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES WITH TITANIUM ALUMINUM NITRIDE WORK FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
10033989
|
Filing Dt:
|
12/28/2001
|
|
Title:
|
DUTY CORRECTION CIRCUIT AND A METHOD OF CORRECTING A DUTY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10034504
|
Filing Dt:
|
12/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A CONTACT PLUG FOR A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
10035082
|
Filing Dt:
|
12/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
DUTY CYCLE CORRECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10046174
|
Filing Dt:
|
01/16/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR OPERATION OF MULTI-BANK SEMICONDUCTOR MEMORY DEVICE WITH AN UP/DOWN COUNTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10116941
|
Filing Dt:
|
04/05/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
|
Title:
|
METHOD FOR FORMING WIRE IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10152843
|
Filing Dt:
|
05/23/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A METAL INSULATOR METAL CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10180528
|
Filing Dt:
|
06/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
REGISTER CONTROLLED DLL REDUCING CURRENT CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10253779
|
Filing Dt:
|
09/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
CMOS OF SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10617683
|
Filing Dt:
|
07/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
|
Title:
|
METHOD FOR FABRICATING METAL-OXIDE SEMICONDUCTOR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10653578
|
Filing Dt:
|
09/02/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
HIGH VOLTAGE SUPPLY CIRCUIT AND A METHOD OF SUPPLYING HIGH VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
10739620
|
Filing Dt:
|
12/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
|
Title:
|
METHOD OF FABRICATING DIELECTRIC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10875387
|
Filing Dt:
|
06/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
DATA OUTPUT CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10879133
|
Filing Dt:
|
06/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
METHOD FOR FORMING CONDUCTIVE LINE OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10879274
|
Filing Dt:
|
06/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
MEMORY APPARATUS HAVING MULTI-PORT ARCHITECTURE FOR SUPPORTING MULTI PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10880381
|
Filing Dt:
|
06/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
WRITE CIRCUIT OF DOUBLE DATA RATE SYNCHRONOUS DRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10883099
|
Filing Dt:
|
06/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
APPARATUS AND METHOD OF COMPENSATING FOR PHASE DELAY IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11002706
|
Filing Dt:
|
12/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11008672
|
Filing Dt:
|
12/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
VOLTAGE REGULATING CIRCUIT AND METHOD OF REGULATING VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11025800
|
Filing Dt:
|
12/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR LOW POWER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11125380
|
Filing Dt:
|
05/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR SIMULTANEOUSLY TESTING BLOCKS OF CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11293124
|
Filing Dt:
|
12/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
METHOD OF INHIBITING DEGRADATION OF GATE OXIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11321628
|
Filing Dt:
|
12/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11321925
|
Filing Dt:
|
12/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11444064
|
Filing Dt:
|
05/30/2006
|
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11502920
|
Filing Dt:
|
08/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
|
Title:
|
PMOS TRANSISTOR OF SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE COMPRISING THE SAME, AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
11809244
|
Filing Dt:
|
05/30/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
|
Title:
|
MEMORY CHIP ARCHITECTURE HAVING NON-RECTANGULAR MEMORY BANKS AND METHOD FOR ARRANGING MEMORY BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12255074
|
Filing Dt:
|
10/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
|
Title:
|
SELF REFRESH OSCILLATOR AND OSCILLATION SIGNAL GENERATION METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13335234
|
Filing Dt:
|
12/22/2011
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR CONTROLLING WRITE RECOVERY TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13367023
|
Filing Dt:
|
02/06/2012
|
|
Title:
|
CLOCK SIGNAL GENERATION APPARATUS FOR USE IN SEMICONDUCTOR MEMORY DEVICE AND ITS METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13706541
|
Filing Dt:
|
12/06/2012
|
|
Title:
|
ON-DIE TERMINATION CIRCUIT AND THE DRIVING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13779097
|
Filing Dt:
|
02/27/2013
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13892840
|
Filing Dt:
|
05/13/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR CONTROLLING WRITE RECOVERY TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13898998
|
Filing Dt:
|
05/21/2013
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
|
Title:
|
CLOCK SIGNAL GENERATION APPARATUS FOR USE IN SEMICONDUCTOR MEMORY DEVICE AND ITS METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
14100793
|
Filing Dt:
|
12/09/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND DRIVING METHOD THEREOF
|
|
