|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
12853532
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
LOW HARMONIC RF SWITCH IN SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12853795
|
Filing Dt:
|
08/10/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
CMOS PIXEL SENSOR CELLS WITH POLY SPACER TRANSFER GATES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12854264
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
SUPERIOR FILL CONDITIONS IN A REPLACEMENT GATE APPROACH BY USING A TENSILE STRESSED OVERLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12854352
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING A CONTACT-LEVEL AIR GAP WITHIN THE INTERLAYER DIELECTRICS ABOVE A SEMICONDUCTOR DEVICE AND A METHOD OF FORMING THE SEMICONDUCTOR STRUCTURE USING A SELF-ASSEMBLY APPROACH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12854393
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
DUAL CONTACT METALLIZATION INCLUDING ELECTROLESS PLATING IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12854416
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
CORROSION SENSORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12854506
|
Filing Dt:
|
08/11/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
STABILIZED NICKEL SILICIDE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12855079
|
Filing Dt:
|
08/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SMALL FOOTPRINT PHASE CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12855854
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
THERMAL ENHANCEMENT FOR MULTI-LAYER SEMICONDUCTOR STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12856208
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
Simultaneous Optical Proximity Correction and Decomposition for Double Exposure Lithography
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12856212
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12857588
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
PROOF BASED BOUNDED MODEL CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12857591
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
METHOD OF MEASURING THE IMPACT OF CLOCK SKEW ON SLACK DURING A STATISTICAL STATIC TIMING ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12858094
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
PROGRAMMABLE FETS USING VT-SHIFT EFFECT AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12858953
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
ALTERING CAPACITANCE OF MIM CAPACITOR HAVING REACTIVE LAYER THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12858961
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
HERMETICITY SENSOR AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12859414
|
Filing Dt:
|
08/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING HIGH-K/METAL GATE EXTREMELY THIN SEMICONDUCTOR ON INSULATOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12859426
|
Filing Dt:
|
08/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
DOPED GRAPHENE FILMS WITH REDUCED SHEET RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12859801
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
LOW LEAKAGE, LOW CAPACITANCE ELECTROSTATIC DISCHARGE (ESD) SILICON CONTROLLED RECITIFER (SCR), METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12859903
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
DIFFERENTIAL NITRIDE PULLBACK TO CREATE DIFFERENTIAL NFET TO PFET DIVOTS FOR IMPROVED PERFORMANCE VERSUS LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12860236
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
EPITAXIAL GROWTH OF SILICON DOPED WITH CARBON AND PHOSPHORUS USING HYDROGEN CARRIER GAS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12860327
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
SPACER DOUBLE PATTERNING THAT PRINTS MULTIPLE CD IN FRONT-END-OF-LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12860977
|
Filing Dt:
|
08/23/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR DEVICE WITH SHAPED CONDUCTION CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12861913
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTORS HAVING HIGH-K GATE DIELECTRIC LAYERS AND METAL GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12861976
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
SAME-CHIP MULTICHARACTERISTIC SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12862949
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONE-AWARE SPARE CELL PLACEMENT USING HYPERGRAPH CONNECTIVITY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12868086
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONVERGED LARGE BLOCK AND STRUCTURED SYNTHESIS FOR HIGH PERFORMANCE MICROPROCESSOR DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12870921
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
ELECTRONIC FUSES IN SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
12870922
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
IMPACT IONIZATION FIELD-EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12871039
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
IDENTIFYING DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
12871429
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
INTEGRATED CROSS-TESTER ANALYSIS AND REAL-TIME ADAPTIVE TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12872312
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
METHOD FOR OPTIMIZING SOURCE AND MASK TO CONTROL LINE WIDTH ROUGHNESS AND IMAGE LOG SLOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12873361
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
COMPOSITE FILTRATION MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12873376
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
COMPOSITE FILTRATION MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12873882
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ELECTRICAL FUSE HAVING A FULLY SILICIDED FUSELINK AND ENHANCED FLUX DIVERGENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12875398
|
Filing Dt:
|
09/03/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
DESIGN STRUCTURE AND METHOD FOR BURIED INDUCTORS FOR ULTRA-HIGH RESISTIVITY WAFERS FOR SOI/RF SIGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12876343
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
METHOD FOR FORMING AND STRUCTURE OF A RECESSED SOURCE/DRAIN STRAP FOR A MUGFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12876441
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
NANOSTRUCTURE ELECTRODE FOR PSEUDOCAPACITIVE ENERGY STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12876454
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
GRAPHENE TRANSISTOR WITH A SELF-ALIGNED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12876510
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
METHOD FOR FORMING AN INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12880794
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Problem Record Signature Generation, Classification and Search in Problem Determination
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12881481
|
Filing Dt:
|
09/14/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
HIGH CAPACITANCE TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12882362
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
THERMAL INTERFACE MATERIAL APPLICATION FOR INTEGRATED CIRCUIT COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12882490
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
A METHOD OF FORMING AN EXTREMELY THIN SEMICONDUCTOR INSULATOR (ETOSOI) FET HAVING A STAIR-SHAPED RAISED SOURCE/DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12882500
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
BARRIER LAYER FORMATION FOR METAL INTERCONNECTS THROUGH ENHANCED IMPURITY DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12883874
|
Filing Dt:
|
09/16/2010
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
SELF-ALIGNED CMOS STRUCTURE WITH DUAL WORKFUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12886224
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
SELF-ALIGNED STRAP FOR EMBEDDED CAPACITOR AND REPLACEMENT GATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12886639
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
TRANSISTORS HAVING STRESSED CHANNEL REGIONS AND METHODS OF FORMING TRANSISTORS HAVING STRESSED CHANNEL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
12886678
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A BURIED WAVEGUIDE FOR DEVICE INTERNAL OPTICAL COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12886850
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
FORMING NARROW FINS FOR FINFET DEVICES USING ASYMMETRICALLY SPACED MANDRELS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12886881
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
STRAINED DEVICES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12886903
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
STRUCTURE AND METHOD FOR INCREASING STRAIN IN A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12887565
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHOD FOR DETERMINING MASK OPERATION ACTIVITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12887737
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHOD OF ELECTROLYTIC PLATING AND SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12888403
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SERVO CONTROL CIRCUIT FOR DETECTING ANALYTES VIA NANOPARTICLE-LABELED SUBSTANCES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12890941
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
ELECTRICAL FUSE STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12891301
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
STRESS ENGINEERING IN A CONTACT LEVEL OF SEMICONDUCTOR DEVICES BY STRESSED CONDUCTIVE LAYERS AND AN ISOLATION SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12892950
|
Filing Dt:
|
09/29/2010
|
Title:
|
STRAINED THIN BODY SEMICONDUCTOR-ON-INSULATOR SUBSTRATE AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12893102
|
Filing Dt:
|
09/29/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SUPERIOR FILL CONDITIONS IN A REPLACEMENT GATE APPROACH BY PERFORMING A POLISHING PROCESS BASED ON A SACRIFICIAL FILL MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12893329
|
Filing Dt:
|
09/29/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
OPTICAL SIGNAL TRANSFER IN A SEMICONDUCTOR DEVICE BY USING MONOLITHIC OPTO-ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12893808
|
Filing Dt:
|
09/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
STRAIN ENHANCEMENT IN TRANSISTORS COMPRISING AN EMBEDDED STRAIN-INDUCING SEMICONDUCTOR ALLOY BY CORNER ROUNDING AT THE TOP OF THE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12894484
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
INCREASING RELIABILITY OF COPPER-BASED METALLIZATION STRUCTURES IN A MICROSTRUCTURE DEVICE BY USING ALUMINUM NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12894985
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
CORNER ROUNDING IN A REPLACEMENT GATE APPROACH BASED ON A SACRIFICIAL FILL MATERIAL APPLIED PRIOR TO WORK FUNCTION METAL DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12895043
|
Filing Dt:
|
09/30/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
CROSSBAR ARRAY MEMORY ELEMENTS AND RELATED READ METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12897295
|
Filing Dt:
|
10/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
Title:
|
PIXEL SENSOR CELL WITH HOLD NODE FOR LEAKAGE CANCELLATION AND METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12897964
|
Filing Dt:
|
10/05/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
PHASED ARRAY MILLIMETER WAVE IMAGING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12898822
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
ENHANCED ADHESION OF PECVD CARBON ON DIELECTRIC MATERIALS BY PROVIDING AN ADHESION INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12898958
|
Filing Dt:
|
10/06/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
STRAIN ENGINEERING IN THREE-DIMENSIONAL TRANSISTORS BASED ON GLOBALLY STRAINED SEMICONDUCTOR BASE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12899676
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
PERFORMANCE ENHANCEMENT IN TRANSISTORS COMPRISING HIGH-K METAL GATE STACK BY AN EARLY EXTENSION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12899868
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SELF HEATING MONITOR FOR SIGE AND SOI CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12899979
|
Filing Dt:
|
10/07/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SHARED RESOURCES IN A CHIP MULTIPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12902624
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
STRESS MEMORIZATION PROCESS IMPROVEMENT FOR IMPROVED TECHNOLOGY PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12902793
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
DEVICES WITH GATE-TO-GATE ISOLATION STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12902944
|
Filing Dt:
|
10/12/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SHARED GATE FOR CONVENTIONAL PLANAR DEVICE AND HORIZONTAL CNT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12903695
|
Filing Dt:
|
10/13/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
MULTI-WRITE ENDURANCE AND ERROR CONTROL CODING OF NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12904348
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
METHOD FOR SIMULTANEOUSLY FORMING A THROUGH SILICON VIA AND A DEEP TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12904435
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
VERTICAL SILICIDE E-FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12904597
|
Filing Dt:
|
10/14/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
METHOD TO ELECTRODEPOSIT NICKEL ON SILICON FOR FORMING CONTROLLABLE NICKEL SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12905158
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
Method and Structure for pFET Junction Profile With SiGe Channel
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12905440
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
HIGH-K METAL GATE ELECTRODE STRUCTURES FORMED BY SEPARATE REMOVAL OF PLACEHOLDER MATERIALS USING A MASKING REGIME PRIOR TO GATE PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12905501
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
WORK FUNCTION ADJUSTMENT IN HIGH-K GATE STACKS FOR DEVICES OF DIFFERENT THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12905805
|
Filing Dt:
|
10/15/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE FABRICATION METHOD FOR IMPROVED ISOLATION REGIONS AND DEFECT-FREE ACTIVE SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12906697
|
Filing Dt:
|
10/18/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
EMBEDDED VERTICAL OPTICAL GRATING FOR HETEROGENEOUS INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12907731
|
Filing Dt:
|
10/19/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
SEMICONDUCTOR RESISTORS FORMED AT A LOWER HEIGHT LEVEL IN A SEMICONDUCTOR DEVICE COMPRISING METAL GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12907904
|
Filing Dt:
|
10/19/2010
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
PREVENTION AND REMEDIATION OF DAMAGE TO OPTICAL SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12908024
|
Filing Dt:
|
10/20/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
STRUCTURE OF HIGH-K METAL GATE SEMICONDUCTOR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12908053
|
Filing Dt:
|
10/20/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
ENHANCING DEPOSITION UNIFORMITY OF A CHANNEL SEMICONDUCTOR ALLOY BY FORMING A RECESS PRIOR TO THE WELL IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12908554
|
Filing Dt:
|
10/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
12909291
|
Filing Dt:
|
10/21/2010
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
HIGH-K METAL GATE ELECTRODE STRUCTURES FORMED AT DIFFERENT PROCESS STAGES OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12909325
|
Filing Dt:
|
10/21/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12910144
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
REDUCING ENERGY CONSUMPTION AND OPTIMIZING WORKLOAD AND PERFORMANCE IN MULTI-TIER STORAGE SYSTEMS USING EXTENT-LEVEL DYNAMIC TIERING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12910336
|
Filing Dt:
|
10/22/2010
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
PROVIDING SECONDARY POWER PINS IN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12911186
|
Filing Dt:
|
10/25/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH REDUCED JUNCTION LEAKAGE AND AN ASSOCIATED METHOD OF FORMING SUCH A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
12911327
|
Filing Dt:
|
10/25/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
ON-CHIP TUNABLE TRANSMISSION LINES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12911833
|
Filing Dt:
|
10/26/2010
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
Title:
|
FABRICATING KESTERITE SOLAR CELLS AND PARTS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12912819
|
Filing Dt:
|
10/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
STATISTICAL METHOD FOR HIERARCHICALLY ROUTING LAYOUT UTILIZING FLAT ROUTE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12912897
|
Filing Dt:
|
10/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING LOCALIZED EXTREMELY THIN SILICON ON INSULATOR CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
12912963
|
Filing Dt:
|
10/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
REPLACEMENT GATE MOSFET WITH A HIGH PERFORMANCE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12914132
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
SEALED AIR GAP FOR SEMICONDUCTOR CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12914234
|
Filing Dt:
|
10/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE FORMED BY A REPLACEMENT GATE APPROACH BASED ON AN EARLY WORK FUNCTION METAL
|
|