skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
07/21/2015
Application #:
13942034
Filing Dt:
07/15/2013
Publication #:
Pub Dt:
01/15/2015
Title:
CHANNEL SEMICONDUCTOR ALLOY LAYER GROWTH ADJUSTED BY IMPURITY ION IMPLANTATION
2
Patent #:
Issue Dt:
01/26/2016
Application #:
13942048
Filing Dt:
07/15/2013
Publication #:
Pub Dt:
01/15/2015
Title:
HIERARCHICAL CONTENT DEFINED SEGMENTATION OF DATA
3
Patent #:
Issue Dt:
12/30/2014
Application #:
13942227
Filing Dt:
07/15/2013
Publication #:
Pub Dt:
11/14/2013
Title:
ON-CHIP CAPACITORS IN COMBINATION WITH CMOS DEVICES ON EXTREMELY THIN SEMICONDUCTOR ON INSULATOR (ETSOI) SUBSTRATES
4
Patent #:
Issue Dt:
07/22/2014
Application #:
13942800
Filing Dt:
07/16/2013
Publication #:
Pub Dt:
11/14/2013
Title:
BEOL ANTI-FUSE STRUCTURES FOR GATE LAST SEMICONDUCTOR DEVICES
5
Patent #:
Issue Dt:
06/23/2015
Application #:
13942829
Filing Dt:
07/16/2013
Publication #:
Pub Dt:
01/22/2015
Title:
GATE ENCAPSULATION ACHIEVED BY SINGLE-STEP DEPOSITION
6
Patent #:
Issue Dt:
09/15/2015
Application #:
13943229
Filing Dt:
07/16/2013
Publication #:
Pub Dt:
01/22/2015
Title:
GATE OXIDE QUALITY FOR COMPLEX MOSFET DEVICES
7
Patent #:
Issue Dt:
03/01/2016
Application #:
13943253
Filing Dt:
07/16/2013
Publication #:
Pub Dt:
01/22/2015
Title:
METHODS AND SYSTEMS FOR DETERMINING A DOSE-TO-CLEAR OF A PHOTORESIST
8
Patent #:
Issue Dt:
06/14/2016
Application #:
13943295
Filing Dt:
07/16/2013
Publication #:
Pub Dt:
01/22/2015
Title:
HIVE OF SMART DATA CENTER TILES
9
Patent #:
Issue Dt:
07/26/2016
Application #:
13943521
Filing Dt:
07/16/2013
Publication #:
Pub Dt:
01/22/2015
Title:
ENHANCING TRANSISTOR PERFORMANCE AND RELIABILITY BY INCORPORATING DEUTERIUM INTO A STRAINED CAPPING LAYER
10
Patent #:
Issue Dt:
01/01/2019
Application #:
13943849
Filing Dt:
07/17/2013
Publication #:
Pub Dt:
01/22/2015
Title:
SEMICONDUCTOR DEVICE HAVING LOCAL BURIED OXIDE
11
Patent #:
Issue Dt:
07/21/2015
Application #:
13943875
Filing Dt:
07/17/2013
Publication #:
Pub Dt:
01/22/2015
Title:
MANAGING DATA SETS OF A STORAGE SYSTEM
12
Patent #:
Issue Dt:
09/29/2015
Application #:
13943944
Filing Dt:
07/17/2013
Publication #:
Pub Dt:
01/22/2015
Title:
INTEGRATED CIRCUITS HAVING REPLACEMENT METAL GATES WITH IMPROVED THRESHOLD VOLTAGE PERFORMANCE AND METHODS FOR FABRICATING THE SAME
13
Patent #:
Issue Dt:
03/22/2016
Application #:
13944048
Filing Dt:
07/17/2013
Publication #:
Pub Dt:
01/22/2015
Title:
EPITAXIAL BLOCK LAYER FOR A FIN FIELD EFFECT TRANSISTOR DEVICE
14
Patent #:
Issue Dt:
01/19/2016
Application #:
13944200
Filing Dt:
07/17/2013
Publication #:
Pub Dt:
01/22/2015
Title:
METHODS OF FORMING REPLACEMENT FINS FOR A FINFET SEMICONDUCTOR DEVICE BY PERFORMING A REPLACEMENT GROWTH PROCESS
15
Patent #:
Issue Dt:
03/22/2016
Application #:
13944403
Filing Dt:
07/17/2013
Publication #:
Pub Dt:
01/22/2015
Title:
FINFET WORK FUNCTION METAL FORMATION
16
Patent #:
Issue Dt:
06/03/2014
Application #:
13944480
Filing Dt:
07/17/2013
Publication #:
Pub Dt:
11/21/2013
Title:
DOUBLE GATE PLANAR FIELD EFFECT TRANSISTORS
17
Patent #:
Issue Dt:
07/21/2015
Application #:
13945010
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
SUBSCRIBER IDENTITY MODULE-BASED AUTHENTICATION OF A WIRELESS DEVICE AND APPLICATIONS STORED THEREON
18
Patent #:
Issue Dt:
06/09/2015
Application #:
13945144
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
METHODS FOR ETCHING DIELECTRIC MATERIALS IN THE FABRICATION OF INTEGRATED CIRCUITS
19
Patent #:
Issue Dt:
05/10/2016
Application #:
13945268
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
OPTIMAL POSITIONING OF REFLECTING OPTICAL DEVICES
20
Patent #:
Issue Dt:
05/30/2017
Application #:
13945281
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
III-V SEMICONDUCTOR DEVICE HAVING SELF-ALIGNED CONTACTS
21
Patent #:
Issue Dt:
09/08/2015
Application #:
13945295
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
12/25/2014
Title:
MANUFACTURABLE SUB-3 NANOMETER PALLADIUM GAP DEVICES FOR FIXED ELECTRODE TUNNELING RECOGNITION
22
Patent #:
Issue Dt:
12/01/2015
Application #:
13945348
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
AUTOMATED NETWORK FAULT LOCATION
23
Patent #:
Issue Dt:
05/24/2016
Application #:
13945415
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
FIN TRANSFORMATION PROCESS AND ISOLATION STRUCTURES FACILITATING DIFFERENT FIN ISOLATION SCHEMES
24
Patent #:
Issue Dt:
07/28/2015
Application #:
13945445
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
PROCESS FOR FACILTIATING FIN ISOLATION SCHEMES
25
Patent #:
Issue Dt:
07/25/2017
Application #:
13945455
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
ELECTRICAL ISOLATION OF FINFET ACTIVE REGION BY SELECTIVE OXIDATION OF SACRIFICIAL LAYER
26
Patent #:
Issue Dt:
11/03/2015
Application #:
13945494
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
MEMORY USE FOR GARBAGE COLLECTED COMPUTER ENVIRONMENTS
27
Patent #:
Issue Dt:
12/29/2015
Application #:
13945627
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
01/22/2015
Title:
FINFET WITH INSULATOR UNDER CHANNEL
28
Patent #:
Issue Dt:
03/01/2016
Application #:
13945678
Filing Dt:
07/18/2013
Publication #:
Pub Dt:
11/21/2013
Title:
CURVILINEAR WIRING STRUCTURE TO REDUCE AREAS OF HIGH FIELD DENSITY IN AN INTEGRATED CIRCUIT
29
Patent #:
Issue Dt:
10/27/2015
Application #:
13946034
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
01/22/2015
Title:
MANAGEMENT OF A MULTICAST SYSTEM IN A SOFTWARE-DEFINED NETWORK
30
Patent #:
Issue Dt:
12/08/2015
Application #:
13946103
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
01/22/2015
Title:
HIGHLY CONFORMAL EXTENSION DOPING IN ADVANCED MULTI-GATE DEVICES
31
Patent #:
Issue Dt:
02/24/2015
Application #:
13946259
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
11/14/2013
Title:
DESIGN STRUCTURE, STRUCTURE AND METHOD OF LATCH-UP IMMUNITY FOR HIGH AND LOW VOLTAGE INTEGRATED CIRCUITS
32
Patent #:
Issue Dt:
01/19/2016
Application #:
13946293
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
11/14/2013
Title:
OPTIMIZATION PROCESS AND SYSTEM FOR A HETEROGENEOUS AD HOC NETWORK
33
Patent #:
Issue Dt:
12/16/2014
Application #:
13946362
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
11/14/2013
Title:
SEMICONDUCTOR DEVICE INCLUDING ASYMMETRIC LIGHTLY DOPED DRAIN (LDD) REGION, RELATED METHOD AND DESIGN STRUCTURE
34
Patent #:
Issue Dt:
01/05/2016
Application #:
13946379
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
01/22/2015
Title:
BIPOLAR JUNCTION TRANSISTORS WITH AN AIR GAP IN THE SHALLOW TRENCH ISOLATION
35
Patent #:
Issue Dt:
03/01/2016
Application #:
13946456
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
01/22/2015
Title:
UNIFORM ROUGHNESS ON BACKSIDE OF A WAFER
36
Patent #:
Issue Dt:
12/01/2015
Application #:
13946485
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
01/22/2015
Title:
FORMING A GATE BY DEPOSITING A THIN BARRIER LAYER ON A TITANIUM NITRIDE CAP
37
Patent #:
Issue Dt:
06/16/2015
Application #:
13946527
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
12/11/2014
Title:
THIN-FILM HYBRID COMPLEMENTARY CIRCUITS
38
Patent #:
Issue Dt:
07/21/2015
Application #:
13946719
Filing Dt:
07/19/2013
Publication #:
Pub Dt:
12/25/2014
Title:
HIGH THROUGHPUT DECODING OF VARIABLE LENGTH DATA SYMBOLS
39
Patent #:
NONE
Issue Dt:
Application #:
13947155
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
STATISTICAL POWER ESTIMATION
40
Patent #:
Issue Dt:
05/10/2016
Application #:
13947161
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
INTEGRATED CIRCUITS HAVING A METAL GATE STRUCTURE AND METHODS FOR FABRICATING THE SAME
41
Patent #:
Issue Dt:
04/01/2014
Application #:
13947224
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
11/14/2013
Title:
EDGE SELECTION TECHNIQUES FOR CORRECTING CLOCK DUTY CYCLE
42
Patent #:
Issue Dt:
11/24/2015
Application #:
13947250
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
Dynamic Data Dimensioning by Partial Reconfiguration of Single or Multiple Field-Programmable Gate Arrays Using Bootstraps
43
Patent #:
Issue Dt:
12/08/2015
Application #:
13947316
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
Low Temperature Salicide for Replacement Gate Nanowires
44
Patent #:
Issue Dt:
09/15/2015
Application #:
13947439
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
SHALLOW TRENCH ISOLATION
45
Patent #:
Issue Dt:
10/27/2015
Application #:
13947543
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
ALIGNMENT OF INTEGRATED CIRCUIT CHIP STACK
46
Patent #:
Issue Dt:
01/14/2014
Application #:
13947664
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
11/21/2013
Title:
PLL BANDWIDTH CORRECTION WITH OFFSET COMPENSATION
47
Patent #:
Issue Dt:
10/06/2015
Application #:
13947670
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICE WITH SELF-ALIGNED CONTACT ELEMENTS AND THE RESULTING DEVICES
48
Patent #:
Issue Dt:
04/21/2015
Application #:
13947677
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
11/21/2013
Title:
STRESS-GENERATING SHALLOW TRENCH ISOLATION STRUCTURE HAVING DUAL COMPOSITION
49
Patent #:
Issue Dt:
11/29/2016
Application #:
13947734
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
INSTRUCTION SET ARCHITECTURE WITH EXTENSIBLE REGISTER ADDRESSING
50
Patent #:
Issue Dt:
03/01/2016
Application #:
13947875
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
GENERAL PURPOSE PROCESSING UNIT WITH LOW POWER DIGITAL SIGNAL PROCESSING (DSP) MODE
51
Patent #:
Issue Dt:
04/08/2014
Application #:
13947906
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
11/21/2013
Title:
PARALLEL OPTICAL TRANSCEIVER MODULE
52
Patent #:
Issue Dt:
09/08/2015
Application #:
13948146
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
01/22/2015
Title:
OPERATING SYSTEM VIRTUALIZATION FOR HOST CHANNEL ADAPTERS
53
Patent #:
Issue Dt:
07/08/2014
Application #:
13948166
Filing Dt:
07/22/2013
Publication #:
Pub Dt:
11/14/2013
Title:
THERMALLY INSULATED PHASE CHANGE MATERIAL CELLS
54
Patent #:
Issue Dt:
10/07/2014
Application #:
13948249
Filing Dt:
07/23/2013
Title:
CAPACITOR DESIGNS FOR INTEGRATED CIRCUITS UTILIZING SELF-ALIGNED DOUBLE PATTERNING (SADP)
55
Patent #:
Issue Dt:
07/21/2015
Application #:
13948308
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/29/2015
Title:
DEVICE FOR ATTENUATING PROPAGATION AND RECEPTION OF ELECTROMAGNETIC INTERFERENCE FOR A PCB-CHASSIS STRUCTURE
56
Patent #:
Issue Dt:
03/22/2016
Application #:
13948374
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/29/2015
Title:
FORMING EMBEDDED SOURCE AND DRAIN REGIONS TO PREVENT BOTTOM LEAKAGE IN A DIELECTRICALLY ISOLATED FIN FIELD EFFECT TRANSISTOR (FINFET) DEVICE
57
Patent #:
Issue Dt:
06/13/2017
Application #:
13948487
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/29/2015
Title:
REGULAR EXPRESSION MEMORY REGION WITH INTEGRATED REGULAR EXPRESSION ENGINE
58
Patent #:
Issue Dt:
10/27/2015
Application #:
13948567
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
11/21/2013
Title:
MAJORITY DOMINANT POWER SCHEME FOR REPEATED STRUCTURES AND STRUCTURES THEREOF
59
Patent #:
Issue Dt:
07/25/2017
Application #:
13948645
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/29/2015
Title:
LOW REFLECTION ELECTRODE FOR PHOTOVOLTAIC DEVICES
60
Patent #:
Issue Dt:
12/01/2015
Application #:
13948723
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/29/2015
Title:
RESISTIVE RANDOM ACCESS MEMORY DEVICES WITH EXTREMELY REACTIVE CONTACTS
61
Patent #:
Issue Dt:
12/20/2016
Application #:
13948800
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/29/2015
Title:
TRACKING LONG GHV IN HIGH PERFORMANCE OUT-OF-ORDER SUPERSCALAR PROCESSORS
62
Patent #:
Issue Dt:
06/16/2015
Application #:
13948811
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/29/2015
Title:
IN-SITU COMPUTING SYSTEM FAILURE AVOIDANCE
63
Patent #:
Issue Dt:
02/24/2015
Application #:
13948912
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/29/2015
Title:
CONTROLLING CIRCUIT VOLTAGE AND FREQUENCY BASED UPON LOCATION-DEPENDENT TEMPERATURE
64
Patent #:
Issue Dt:
09/30/2014
Application #:
13949219
Filing Dt:
07/23/2013
Publication #:
Pub Dt:
01/09/2014
Title:
COMPLEMENTARY BIPOLAR INVERTER
65
Patent #:
Issue Dt:
06/16/2015
Application #:
13949498
Filing Dt:
07/24/2013
Publication #:
Pub Dt:
01/29/2015
Title:
ACTIVE MATRIX USING HYBRID INTEGRATED CIRCUIT AND BIPOLAR TRANSISTOR
66
Patent #:
Issue Dt:
08/11/2015
Application #:
13949609
Filing Dt:
07/24/2013
Publication #:
Pub Dt:
01/29/2015
Title:
ZRAM HETEROCHANNEL MEMORY
67
Patent #:
Issue Dt:
06/28/2016
Application #:
13949824
Filing Dt:
07/24/2013
Publication #:
Pub Dt:
01/29/2015
Title:
HETEROJUNCTION NANOPORE FOR SEQUENCING
68
Patent #:
Issue Dt:
08/02/2016
Application #:
13949973
Filing Dt:
07/24/2013
Publication #:
Pub Dt:
01/29/2015
Title:
III-V LASERS WITH INTEGRATED SILICON PHOTONIC CIRCUITS
69
Patent #:
Issue Dt:
11/28/2017
Application #:
13950027
Filing Dt:
07/24/2013
Publication #:
Pub Dt:
01/29/2015
Title:
HIGH EFFICIENCY ON-CHIP 3D TRANSFORMER STRUCTURE
70
Patent #:
Issue Dt:
07/28/2015
Application #:
13950173
Filing Dt:
07/24/2013
Publication #:
Pub Dt:
01/29/2015
Title:
FINFET STRUCTURES HAVING SILICON GERMANIUM AND SILICON CHANNELS
71
Patent #:
Issue Dt:
05/10/2016
Application #:
13950538
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
01/29/2015
Title:
THREE-DIMENSIONAL PROCESSING SYSTEM HAVING MULTIPLE CACHES THAT CAN BE PARTITIONED, CONJOINED, AND MANAGED ACCORDING TO MORE THAN ONE SET OF RULES AND/OR CONFIGURATIONS
72
Patent #:
Issue Dt:
05/26/2015
Application #:
13950758
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
01/29/2015
Title:
III-V FET DEVICE WITH OVERLAPPED EXTENSION REGIONS USING GATE LAST
73
Patent #:
Issue Dt:
06/16/2015
Application #:
13950777
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
11/21/2013
Title:
SELF-ALIGNED III-V MOSFET FABRICATION WITH IN-SITU III-V EPITAXY AND IN-SITU METAL EPITAXY AND CONTACT FORMATION
74
Patent #:
Issue Dt:
05/26/2015
Application #:
13950788
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
01/29/2015
Title:
III-V DEVICE WITH OVERLAPPED EXTENSION REGIONS USING REPLACEMENT GATE
75
Patent #:
Issue Dt:
09/27/2016
Application #:
13950818
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
01/29/2015
Title:
MANAGING DEVICES WITHIN MICRO-GRIDS
76
Patent #:
Issue Dt:
06/16/2015
Application #:
13950841
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
11/21/2013
Title:
Self-Aligned III-V MOSFET Fabrication With In-Situ III-V Epitaxy And In-Situ Metal Epitaxy And Contact Formation
77
Patent #:
Issue Dt:
10/27/2015
Application #:
13950947
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
01/29/2015
Title:
HIGH EFFICIENCY ON-CHIP 3D TRANSFORMER STRUCTURE
78
Patent #:
Issue Dt:
03/08/2016
Application #:
13951207
Filing Dt:
07/25/2013
Publication #:
Pub Dt:
01/29/2015
Title:
SEMICONDUCTOR MEMORY GARBAGE COLLECTION
79
Patent #:
Issue Dt:
01/03/2017
Application #:
13951528
Filing Dt:
07/26/2013
Publication #:
Pub Dt:
01/29/2015
Title:
MONITORING HIERARCHICAL CONTAINER-BASED SOFTWARE SYSTEMS
80
Patent #:
Issue Dt:
10/13/2015
Application #:
13951654
Filing Dt:
07/26/2013
Publication #:
Pub Dt:
01/29/2015
Title:
METHODS OF FORMING AN E-FUSE FOR AN INTEGRATED CIRCUIT PRODUCT AND THE RESULTING E-FUSE STRUCTURE
81
Patent #:
Issue Dt:
12/02/2014
Application #:
13951693
Filing Dt:
07/26/2013
Publication #:
Pub Dt:
01/30/2014
Title:
ASSISTING IN LOGIC CIRCUIT DESIGN TO PLACE CELLS ON AN IC SUBSTRATE AND OPTIMIZE WIRING
82
Patent #:
Issue Dt:
06/02/2015
Application #:
13951801
Filing Dt:
07/26/2013
Publication #:
Pub Dt:
01/29/2015
Title:
SINGLE-ENDED LOW-SWING POWER-SAVINGS MECHANISM WITH PROCESS COMPENSATION
83
Patent #:
Issue Dt:
09/15/2015
Application #:
13952231
Filing Dt:
07/26/2013
Publication #:
Pub Dt:
01/29/2015
Title:
FORMING ALIGNMENT MARK AND RESULTING MARK
84
Patent #:
Issue Dt:
02/07/2017
Application #:
13952279
Filing Dt:
07/26/2013
Publication #:
Pub Dt:
01/29/2015
Title:
SELF-ADJUSTING PHASE CHANGE MEMORY STORAGE MODULE
85
Patent #:
Issue Dt:
02/18/2014
Application #:
13952792
Filing Dt:
07/29/2013
Publication #:
Pub Dt:
11/21/2013
Title:
SEMICONDUCTOR DEVICE COMPRISING METAL-BASED eFUSES OF ENHANCED PROGRAMMING EFFICIENCY BY ENHANCING METAL AGGLOMERATION AND/OR VOIDING
86
Patent #:
Issue Dt:
12/08/2015
Application #:
13952993
Filing Dt:
07/29/2013
Publication #:
Pub Dt:
01/29/2015
Title:
FIN FIELD EFFECT TRANSISTOR WITH DIELECTRIC ISOLATION AND ANCHORED STRESSOR ELEMENTS
87
Patent #:
Issue Dt:
07/28/2015
Application #:
13953024
Filing Dt:
07/29/2013
Publication #:
Pub Dt:
01/29/2015
Title:
DIELECTRIC FILLER FINS FOR PLANAR TOPOGRAPHY IN GATE LEVEL
88
Patent #:
Issue Dt:
06/07/2016
Application #:
13953045
Filing Dt:
07/29/2013
Publication #:
Pub Dt:
01/29/2015
Title:
IMPLEMENTING REDUCED DRILL SMEAR
89
Patent #:
Issue Dt:
12/09/2014
Application #:
13953058
Filing Dt:
07/29/2013
Title:
RANDOM LOCAL METAL CAP LAYER FORMATION FOR IMPROVED INTEGRATED CIRCUIT RELIABILITY
90
Patent #:
Issue Dt:
04/15/2014
Application #:
13953349
Filing Dt:
07/29/2013
Publication #:
Pub Dt:
11/28/2013
Title:
SEMICONDUCTOR DEVICE WITH STRAIN-INDUCING REGIONS AND METHOD THEREOF
91
Patent #:
Issue Dt:
11/03/2015
Application #:
13953532
Filing Dt:
07/29/2013
Publication #:
Pub Dt:
01/29/2015
Title:
SYSTEMS AND METHODS FOR FABRICATING SEMICONDUCTOR DEVICE STRUCTURES
92
Patent #:
Issue Dt:
04/05/2016
Application #:
13953833
Filing Dt:
07/30/2013
Publication #:
Pub Dt:
02/05/2015
Title:
NITRIDE SPACER FOR PROTECTING A FIN-SHAPED FIELD EFFECT TRANSISTOR (FINFET) DEVICE
93
Patent #:
Issue Dt:
06/23/2015
Application #:
13953875
Filing Dt:
07/30/2013
Publication #:
Pub Dt:
02/05/2015
Title:
METHODS AND SYSTEMS FOR DESIGNING AND MANUFACTURING OPTICAL LITHOGRAPHY MASKS
94
Patent #:
Issue Dt:
07/28/2015
Application #:
13954289
Filing Dt:
07/30/2013
Publication #:
Pub Dt:
02/05/2015
Title:
INTEGRATED CIRCUITS HAVING FINFETS WITH IMPROVED DOPED CHANNEL REGIONS AND METHODS FOR FABRICATING SAME
95
Patent #:
Issue Dt:
10/18/2016
Application #:
13954444
Filing Dt:
07/30/2013
Publication #:
Pub Dt:
02/05/2015
Title:
METHODS OF FORMING ARTICLES INCLUDING METAL STRUCTURES HAVING MAXIMIZED BOND ADHESION AND BOND RELIABILITY
96
Patent #:
Issue Dt:
06/16/2015
Application #:
13954453
Filing Dt:
07/30/2013
Publication #:
Pub Dt:
12/25/2014
Title:
SEMICONDUCTOR DEVICE INCLUDING SOURCE/DRAIN FORMED ON BULK AND GATE CHANNEL FORMED ON OXIDE LAYER
97
Patent #:
Issue Dt:
02/24/2015
Application #:
13954530
Filing Dt:
07/30/2013
Publication #:
Pub Dt:
02/05/2015
Title:
REDUCED SPACER THICKNESS IN SEMICONDUCTOR DEVICE FABRICATION
98
Patent #:
Issue Dt:
09/06/2016
Application #:
13954645
Filing Dt:
07/30/2013
Publication #:
Pub Dt:
02/05/2015
Title:
DISCRIMINATING SYNONYMOUS EXPRESSIONS USING IMAGES
99
Patent #:
Issue Dt:
01/05/2016
Application #:
13954929
Filing Dt:
07/30/2013
Publication #:
Pub Dt:
11/28/2013
Title:
Method and Apparatus for Optimal Cache Sizing and Configuration for Large Memory Systems
100
Patent #:
Issue Dt:
07/07/2015
Application #:
13955244
Filing Dt:
07/31/2013
Publication #:
Pub Dt:
02/05/2015
Title:
Method of Improving Timing Critical Cells For Physical Design In The Presence Of Local Placement Congestion
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/22/2024 11:23 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT