|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13955300
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
METHODS FOR MODIFYING AN INTEGRATED CIRCUIT LAYOUT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13955342
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
METHODS FOR MODIFYING AN INTEGRATED CIRCUIT LAYOUT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13955382
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTORS WITH REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
13955401
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
APPARATUS FOR CAPTURING RESULTS OF MEMORY TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
13955513
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
TURBO ENCODING ON A PARALLEL PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13955531
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
METHOD FOR REDUCING LATERAL EXTRUSION FORMED IN SEMICONDUCTOR STRUCTURES AND SEMICONDUCTOR STRUCTURES FORMED THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
13955693
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
INTEGRATED CIRCUITS HAVING FINFET SEMICONDUCTOR DEVICES AND METHODS OF FABRICATING THE SAME TO RESIST SUB-FIN CURRENT LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
13955740
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
RADIATION DETECTOR BASED ON CHARGED SELF-ASSEMBLED MONOLAYERS ON NANOWIRE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13955861
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
DEVICES AND METHODS OF FORMING BULK FINFETS WITH LATERAL SEG FOR SOURCE AND DRAIN ON DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13956273
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13956339
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR (FET) WITH SELF-ALIGNED CONTACTS, INTEGRATED CIRCUIT (IC) CHIP AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13956475
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
EPITAXIALLY FORMING A SET OF FINS IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13956762
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
ANALYTIC SOLUTION INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13956774
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
RE-DISTRIBUTING HIGH USAGE DATA IN A RAID SOLID STATE DRIVE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13956795
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
Title:
|
SILICON CONTROLLED RECTIFIER WITH STRESS-ENHANCED ADJUSTABLE TRIGGER VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13956844
|
Filing Dt:
|
08/01/2013
|
Title:
|
GATE SILICIDATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13956980
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
INVERSE SIDE-WALL IMAGE TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
13957587
|
Filing Dt:
|
08/02/2013
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH SELF-ALIGNED CONTACTS AND LOW-K SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
13957967
|
Filing Dt:
|
08/02/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
DATA PROTECTION IN A NETWORKED COMPUTING ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13957991
|
Filing Dt:
|
08/02/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
METHODS OF FORMING CAP LAYERS FOR SEMICONDUCTOR DEVICES WITH SELF-ALIGNED CONTACT ELEMENTS AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
13958190
|
Filing Dt:
|
08/02/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
BLAZED GRATING SPECTRAL PURITY FILTER AND METHODS OF MAKING SUCH A FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13958648
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
THREE-DIMENSIONAL MEMORY ARRAY AND OPERATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13958656
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH LARGE ELECTRODE CONTACT AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13958754
|
Filing Dt:
|
08/05/2013
|
Title:
|
Electronic Circuit For Remapping Faulty Memory Arrays of Variable Size
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13958841
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
RATE CONTROL BY TOKEN BUCKETS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
13958938
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
DEVICE AND METHOD FOR A LDMOS DESIGN FOR A FINFET INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13959237
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
Title:
|
FULL SILICIDATION PREVENTION VIA DUAL NICKEL DEPOSITION APPROACH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13959252
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
WAFER SUPPORT SYSTEM FOR 3D PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13959375
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
ENABLING ENHANCED RELIABILITY AND MOBILITY FOR REPLACEMENT GATE PLANAR AND FINFET STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
13959432
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
INCREASING EFFICIENCY OF DATA PAYLOADS TO DATA ARRAYS ACCESSED THROUGH REGISTERS IN A DISTRIBUTED VIRTUAL BRIDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
13959697
|
Filing Dt:
|
08/05/2013
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
ENHANCED VIDEO DESCRIPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13959777
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
HIGH VOLTAGE LATERAL DOUBLE-DIFFUSED METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (LDMOSFET) HAVING A DEEP FULLY DEPLETED DRAIN DRIFT REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
13959847
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
METHODS OF FORMING REPLACEMENT GATE STRUCTURES FOR TRANSISTORS AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13959867
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
VACUUM CARRIERS FOR SUBSTRATE BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
13960017
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
RECONFIGURABLE CIRCUIT TO EMULATE SYSTEM CRITICAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13960029
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE DEFECT MONITORING USING A PLURALITY OF TEMPERATURE SENSING DEVICES IN AN ADJACENT SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13960051
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
MANAGING AND SHARING STORAGE CACHE RESOURCES IN A CLUSTER ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13960200
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
METHODS OF FORMING STRESSED FIN CHANNEL STRUCTURES FOR FINFET SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13960244
|
Filing Dt:
|
08/06/2013
|
Title:
|
METHODS OF FORMING STRESSED FIN CHANNEL STRUCTURES FOR FINFET SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13960410
|
Filing Dt:
|
08/06/2013
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
Title:
|
HYBRID COPPER INTERCONNECT STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13960873
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
MASK DESIGN AND DECOMPOSITION FOR SIDEWALL IMAGE TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
13960877
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
CARBON NANOTUBE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
13960987
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD TO FABRICATE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13961248
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
METHOD OF MANUFACTURING A FINFET DEVICE USING A SACRIFICIAL EPITAXY REGION FOR IMPROVED FIN MERGE AND FINFET DEVICE FORMED BY SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
13961282
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
TRANSISTOR WITH BONDED GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13961318
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
COMPLETING MIDDLE OF LINE INTEGRATION ALLOWING FOR SELF-ALIGNED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13961336
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
INTEGRATION OF DENSE AND VARIABLE PITCH FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13961385
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
Title:
|
DUAL-METAL SELF-ALIGNED WIRES AND VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13961429
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
PASSIVATION OF BACK-ILLUMINATED IMAGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
13961522
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
ANCHORED STRESS-GENERATING ACTIVE SEMICONDUCTOR REGIONS FOR SEMICONDUCTOR-ON-INSULATOR FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13961553
|
Filing Dt:
|
08/07/2013
|
Title:
|
HORIZONTAL METAL-INSULATOR-METAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2018
|
Application #:
|
13961554
|
Filing Dt:
|
08/07/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH A PARTIALLY-DEPLETED REGION FORMED OVER A BULK SILICON SUBSTRATE AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
13961956
|
Filing Dt:
|
08/08/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
Techinques for selecting a predicted indirect branch address from global and local caches
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
13962046
|
Filing Dt:
|
08/08/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
METHOD OF MAKING A SOLDER TAIL EXENDER CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13962322
|
Filing Dt:
|
08/08/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
3D TRANSISTOR CHANNEL MOBILITY ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13962581
|
Filing Dt:
|
08/08/2013
|
Publication #:
|
|
Pub Dt:
|
07/17/2014
| | | | |
Title:
|
HYBRID CONDUCTOR THROUGH-SILICON-VIA FOR POWER DISTRIBUTION AND SIGNAL TRANSMISSION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
13963438
|
Filing Dt:
|
08/09/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
REVERSE PERFORMANCE BINNING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
13964009
|
Filing Dt:
|
08/09/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
BULK FINFET SEMICONDUCTOR-ON-NOTHING INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13964022
|
Filing Dt:
|
08/09/2013
|
Title:
|
PROCESS ENHANCING SAFE SRAF PRINTING USING ETCH AWARE PRINT AVOIDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
13964286
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE USING A SELF-ALIGNED OPL REPLACEMENT CONTACT AND PATTERNED HSQ AND A SEMICONDUCTOR DEVICE FORMED BY SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13964365
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
IMPLEMENTING DYNAMIC CACHE ENABLING AND DISABLING BASED UPON WORKLOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13964405
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
ASYMMETRICAL REPLACEMENT METAL GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
13964612
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING PROGRAMMABLE HIGH-K/METAL GATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13964643
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
HIGH DENSITY TIMING BASED SERVO FORMAT FOR USE WITH TILTED TRANSDUCER ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13964654
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
CONDUCTOR WITH SUB-LITHOGRAPHIC SELF-ALIGNED 3D CONFINEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
13964689
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
APPLICATION-DIRECTED MEMORY DE-DUPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13965178
|
Filing Dt:
|
08/12/2013
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
BONDED EPITAXIAL OXIDE STRUCTURES FOR COMPOUND SEMICONDUCTOR ON SILICON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2018
|
Application #:
|
13965322
|
Filing Dt:
|
08/13/2013
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
FINFET WITH MERGE-FREE FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13965346
|
Filing Dt:
|
08/13/2013
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR-BASED BIO-SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13965466
|
Filing Dt:
|
08/13/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
STRAINED THIN BODY CMOS DEVICE HAVING VERTICALLY RAISED SOURCE/DRAIN STRESSORS WITH SINGLE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13965511
|
Filing Dt:
|
08/13/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
HIGH ASPECT RATIO AND REDUCED UNDERCUT TRENCH ETCH PROCESS FOR A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
13965684
|
Filing Dt:
|
08/13/2013
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
FACILITATION OF SOCIAL INTERACTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
13965860
|
Filing Dt:
|
08/13/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
FULLY SILICIDED GATE FORMED ACCORDING TO THE GATE-FIRST HKMG APPROACH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13965995
|
Filing Dt:
|
08/13/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
MANAGING TRAFFIC FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13966312
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
LATERAL DIFFUSION METAL OXIDE SEMICONDUCTOR (LDMOS) DEVICE WITH TAPERED DRIFT ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13966385
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
Title:
|
Radiation Hardened Transistors Based on Graphene and Carbon Nanotubes
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
13966388
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
Automating Capacity Upgrade on Demand
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13966444
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
MEMORY STATE SENSING BASED ON CELL CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
13966516
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
INTEGRATED MICRO-INVERTER AND THIN FILM SOLAR MODULE AND MANUFACTURING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13966529
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
DETECTING WATER INTRUSION IN ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13966622
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
CONTROLLING THE MELT FRONT OF THIN FILM APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13966690
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
Title:
|
FORMATION OF LARGE SCALE SINGLE CRYSTALLINE GRAPHENE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
13966712
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
INTERMEDIATE DATA BACKUP IN AN INCREMENTAL SNAPSHOT DATA BACKUP SYSTEM TO REDUCE DATA BACKUP TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13966885
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE USING SOURCE/DRAIN EPITAXIAL OVERGROWTH FOR FORMING SELF-ALIGNED CONTACTS WITHOUT SPACER LOSS AND A SEMICONDUCTOR DEVICE FORMED BY SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13966934
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
METHOD, COMPUTER READABLE STORAGE MEDIUM AND COMPUTER SYSTEM FOR OBTAINING SNAPSHOTS OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13967006
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
EXTENDED GATE SENSOR FOR pH SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13967026
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
DENSE FINFET SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
13967030
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
METHOD OF MANAGING ELECTRO MIGRATION IN LOGIC DESIGNS AND DESIGN STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
13967491
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
DETERMINING INTRA-DIE VARIATION OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
13967545
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
SEALING CONNECTOR TO MITIGATE CORROSION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
13967633
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
IMPLEMENTING ENHANCED DATA CACHING AND TAKEOVER OF NON-OWNED STORAGE DEVICES IN DUAL STORAGE DEVICE CONTROLLER CONFIGURATION WITH DATA IN WRITE CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13967795
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
MANAGEMENT OF TRANSACTIONAL MEMORY ACCESS REQUESTS BY A CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13967807
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
Nanowire Capacitor for Bidirectional Operation
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
13967853
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
PROTECTING THE FOOTPRINT OF MEMORY TRANSACTIONS FROM VICTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13967888
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
DIODE STRUCTURE AND METHOD FOR FINFET TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13967890
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MOSFET WITH EMBEDDED STRESSOR AND METHOD TO FABRICATE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13967921
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
PATTERNED DOPING OF SEMICONDUCTOR SUBSTRATES USING PHOTOSENSITIVE MONOLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13967986
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
FAR BACK END OF THE LINE STACK ENCAPSULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13968099
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
PACKAGING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13968101
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
STACKED CARBON-BASED FETS
|
|