|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14080533
|
Filing Dt:
|
11/14/2013
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
METHODS OF SCALING THICKNESS OF A GATE DIELECTRIC STRUCTURE, METHODS OF FORMING AN INTEGRATED CIRCUIT, AND INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14080558
|
Filing Dt:
|
11/14/2013
|
Publication #:
|
|
Pub Dt:
|
05/14/2015
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH ROBUST GATE ELECTRODE STRUCTURE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14080562
|
Filing Dt:
|
11/14/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
3-D INTEGRATION USING MULTI STAGE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14080842
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHOD AND DEVICE FOR SELF-ALIGNED CONTACT ON A NON-RECESSED METAL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
14080866
|
Filing Dt:
|
11/15/2013
|
Title:
|
DESIGN LAYOUT PATTERN CORRECTION FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
14080931
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
POST-GATE SHALLOW TRENCH ISOLATION STRUCTURE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14080939
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
EUV MASK FOR USE DURING EUV PHOTOLITHOGRAPHY PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14081019
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHODS OF FORMING GATE STRUCTURES FOR SEMICONDUCTOR DEVICES USING A REPLACEMENT GATE TECHNIQUE AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14081075
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
HYBRID PHOTORESIST COMPOSITION AND PATTERN FORMING METHOD USING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14081320
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING FIN STRUCTURES, AND METHODS OF FORMING SEMICONDUCTOR DEVICES HAVING FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14081417
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING GRADED GATE STACK, RELATED METHOD AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14081675
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
VLAG PIM LINK FAILOVER USING PIM HELLO MESSAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14081736
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
FORMING FINFET CELL WITH FIN TIP AND RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14081749
|
Filing Dt:
|
11/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH IMPROVED CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14082125
|
Filing Dt:
|
11/16/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
GENERATING AN ICONV MODULE IN REAL TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14082199
|
Filing Dt:
|
11/18/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
DYNAMIC WRITE PRIORITY BASED ON VIRTUAL WRITE QUEUE HIGH WATER MARK FOR SET ASSOCIATIVE CACHE USING CACHE CLEANER WHEN MODIFIED SETS EXCEED THRESHOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14082263
|
Filing Dt:
|
11/18/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
FORMING A LOW VOTAGE ANTIFUSE DEVICE AND RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14082560
|
Filing Dt:
|
11/18/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
COOLING APPARATUS WITH DYNAMIC LOAD ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14082652
|
Filing Dt:
|
11/18/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
Techniques for Increasing Vector Processing Utilization and Efficiency Through Vector Lane Predication Prediction
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14083164
|
Filing Dt:
|
11/18/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
FINFET SEMICONDUCTOR DEVICE HAVING LOCAL BURIED OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14083517
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
FINFET STRUCTURES WITH FINS RECESSED BENEATH THE GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14083544
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
STRESS INDUCING CONTACT METAL IN FINFET CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14083571
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
SELF-ALIGNED DUAL-HEIGHT ISOLATION FOR BULK FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14083604
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
INVERTED CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14083610
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
SOLDER INTERCONNECT WITH NON-WETTABLE SIDEWALL PILLARS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14083781
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
LOAD SENSING VOLTAGE CHARGE PUMP SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14083797
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH CLOSE ELECTRICAL CONTACTS AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
14083962
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
REPAIRING ANOMALOUS STIFF PILLAR BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14083965
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
DATA ENCRYPTION AT THE CLIENT AND SERVER LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14084043
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
ERROR-CORRECTING CODE DISTRIBUTION FOR MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14084205
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
RECESSED SINGLE CRYSTALLINE SOURCE AND DRAIN FOR SEMICONDUCTOR-ON-INSULATOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14084641
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
WORDLINE DECODER CIRCUITS FOR EMBEDDED CHARGE TRAP MULTI-TIME-PROGRAMMABLE-READ-ONLY-MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14084644
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
BITLINE CIRCUITS FOR EMBEDDED CHARGE TRAP MULTI-TIME-PROGRAMMABLE-READ-ONLY-MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14084652
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR MODELING RESISTANCE OF A MULTI-LAYERED CONDUCTIVE COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14084676
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
OVERLAY METROLOGY SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14084729
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
CONTROLLING SWITCH MECHANISM FOR DETECTING FIBRE CHANNEL OVER ETHERNET DATA FORWARDER FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14084756
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
FABRICATION METHODS FACILITATING INTEGRATION OF DIFFERENT DEVICE ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14084899
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
SILICON-ON-INSULATOR FINFET WITH BULK SOURCE AND DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
14085285
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
COMPUTER-BASED MODELING OF INTEGRATED CIRCUIT CONGESTION AND WIRE DISTRIBUTION FOR PRODUCTS AND SERVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
14085748
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
FABRICATING PHOTONICS DEVICES FULLY INTEGRATED INTO A CMOS MANUFACTURING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
14085752
|
Filing Dt:
|
11/20/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
FABRICATING PHOTONICS DEVICES FULLY INTEGRATED INTO A CMOS MANUFACTURING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14085906
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
MODIFIED, ETCH-RESISTANT GATE STRUCTURE(S) FACILITATING CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14085932
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
STORING PHOTOGRAPHIC METADATA FOR SCENE REPRODUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14085969
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
ACHIEVING UNIFORM CAPACITANCE BETWEEN AN ELECTROSTATIC CHUCK AND A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14085983
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
AUTOMATED TILT AND SHIFT OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
14086039
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHOD AND SYSTEM FOR ANONYMIZATION IN CONTINUOUS LOCATION-BASED SERVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14086199
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
UNDOPED EPITAXIAL LAYER FOR JUNCTION ISOLATION IN A FIN FIELD EFFECT TRANSISTOR (FINFET) DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
14086456
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
Method of Fabricating Isolated Capacitors and Structure Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14086513
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
PHOTOVOLTAIC DEVICE WITH SOLUTION-PROCESSED CHALCOGENIDE ABSORBER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14086563
|
Filing Dt:
|
11/21/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
ENCAPSULATION OF CLOSELY SPACED GATE ELECTRODE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14087006
|
Filing Dt:
|
11/22/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
SRAM WRITE-ASSISTED OPERATION WITH VDD-TO-VCS LEVEL SHIFTING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14087341
|
Filing Dt:
|
11/22/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
HIGH SPEED DIFFERENTIAL WIRING IN GLASS CERAMIC MCMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14087655
|
Filing Dt:
|
11/22/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
FinFET HAVING SUPPRESSED LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14087684
|
Filing Dt:
|
11/22/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
DEEP TRENCH MIM CAPACITOR AND MOAT ISOLATION WITH EPITAXIAL SEMICONDUCTOR WAFER SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14087819
|
Filing Dt:
|
11/22/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CELL EMPLOYING TRENCHES LOCATED BETWEEN LENGTHWISE EDGES OF SEMICONDUCTOR FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14088025
|
Filing Dt:
|
11/22/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING CMOS WITH NFET AND PFET HAVING DIFFERENT CHANNEL MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14088115
|
Filing Dt:
|
11/22/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
THREE-DIMENSIONAL INTEGRATED CIRCUIT DEVICE USING A WAFER SCALE MEMBRANE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14088461
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
INTEGRATED MULTIPLE GATE LENGTH SEMICONDUCTOR DEVICE INCLUDING SELF-ALIGNED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14088462
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
VARIABLE LENGTH MULTI-CHANNEL REPLACEMENT METAL GATE INCLUDING SILICON HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14088473
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
FIN CAPACITOR EMPLOYING SIDEWALL IMAGE TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14088484
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
POWER AWARE EQUALIZATION IN A SERIAL COMMUNICATIONS LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14088540
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
INVOKING ZOOM ON TOUCH-SCREEN DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14088751
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
MANAGEMENT OF PERFORMANCE LEVELS OF INFORMATION TECHNOLOGY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14088824
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
METHODS AND MEDIA FOR AVERAGING CONTOURS OF WAFER FEATURE EDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14088903
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
FINFET ISOLATION BY SELECTIVE CYCLIC ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14089206
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
Title:
|
TEST CASE PATTERN MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14089790
|
Filing Dt:
|
11/26/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
TESTING A DIGITAL-TO-ANALOG CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14089856
|
Filing Dt:
|
11/26/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
MOBILE DEVICE ANALYTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14090033
|
Filing Dt:
|
11/26/2013
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
Title:
|
LATERAL EPITAXIAL GROWN SOI IN DEEP TRENCH STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14090172
|
Filing Dt:
|
11/26/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
FLAME RETARDANT POLYMERS CONTAINING RENEWABLE CONTENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14090220
|
Filing Dt:
|
11/26/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
MANAGING RESTRICTED TAGGED CONTENT ELEMENTS WITHIN A PUBLISHED MESSAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14090347
|
Filing Dt:
|
11/26/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
WRITE AND READ COLLISION AVOIDANCE IN SINGLE PORT MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14090488
|
Filing Dt:
|
11/26/2013
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
Title:
|
REDUCING REPEATER POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14091102
|
Filing Dt:
|
11/26/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
OPTIMIZING LITHOGRAPHY MASKS FOR VLSI CHIP DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
14091609
|
Filing Dt:
|
11/27/2013
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
CONTROLLING SWITCH MECHANISM FOR DETECTING FIBRE CHANNEL OVER ETHERNET DATA FORWARDER FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14091833
|
Filing Dt:
|
11/27/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
DYNAMIC VISUALIZATION FOR OPTIMIZATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14092081
|
Filing Dt:
|
11/27/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
IMPLEMENTING BURIED FET UTILIZING DRAIN OF FINFET AS GATE OF BURIED FET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14092129
|
Filing Dt:
|
11/27/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
DYNAMICALLY CONSTRUCTING AND UPDATING SOCIAL MEDIA STATUS FOR USE AS RINGBACK TONES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14092232
|
Filing Dt:
|
11/27/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH SHALLOW TRENCH ISOLATIONS, AND METHODS FOR PRODUCING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14093248
|
Filing Dt:
|
11/29/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
TRANSFERRING HEAT THROUGH AN OPTICAL LAYER OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14094691
|
Filing Dt:
|
12/02/2013
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
Atomic Layer Deposition of HfAlC as a Metal Gate Workfunction Material in MOS Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14094819
|
Filing Dt:
|
12/03/2013
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
APPARATUS AND METHOD FOR LASER HEATING AND ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14096120
|
Filing Dt:
|
12/04/2013
|
Title:
|
SEMICONDUCTOR SUBSTRATE WITH MULTIPLE SIGE REGIONS HAVING DIFFERENT GERMANIUM CONCENTRATIONS BY A SINGLE EPITAXY PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
14096156
|
Filing Dt:
|
12/04/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
FIELD-EFFECT-TRANSISTOR WITH SELF-ALIGNED DIFFUSION CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14096325
|
Filing Dt:
|
12/04/2013
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
FACILITATING CHIP DICING FOR METAL-METAL BONDING AND HYBRID WAFER BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
14096350
|
Filing Dt:
|
12/04/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR DEVICES WITH AMORPHOUS SILICON BEAM, METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14097338
|
Filing Dt:
|
12/05/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
SANDWICH SILICIDATION FOR FULLY SILICIDED GATE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14097606
|
Filing Dt:
|
12/05/2013
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
VERIFICATION OF DYNAMIC LOGICAL PARTITIONING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14097909
|
Filing Dt:
|
12/05/2013
|
Title:
|
FILM DEPOSITION WITH IMPROVED IN-WAFER UNIFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14097956
|
Filing Dt:
|
12/05/2013
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14098561
|
Filing Dt:
|
12/06/2013
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
ECC BYPASS USING LOW LATENCY CE CORRECTION WITH RETRY SELECT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14098639
|
Filing Dt:
|
12/06/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
SELF-ALIGNED LATERALLY EXTENDED STRAP FOR A DYNAMIC RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14098650
|
Filing Dt:
|
12/06/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
PATTERN FACTOR DEPENDENCY ALLEVIATION FOR EDRAM AND LOGIC DEVICES WITH DISPOSABLE FILL TO EASE DEEP TRENCH INTEGRATION WITH FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
14099021
|
Filing Dt:
|
12/06/2013
|
Title:
|
MULTI-DIMENSIONAL PHYSICAL ARRANGEMENT TECHNIQUES USING BIN-PACKING WITH PER-BRANCH COMBINATION TRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14099310
|
Filing Dt:
|
12/06/2013
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
HASH PERTURBATION WITH QUEUE MANAGEMENT IN DATA COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14099459
|
Filing Dt:
|
12/06/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
IDENTIFICATION OF MISTIMED FORCING OF VALUES IN DESIGN SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
14099573
|
Filing Dt:
|
12/06/2013
|
Title:
|
DYNAMIC CASCODE-MANAGED HIGH-VOLTAGE WORD-LINE DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14100248
|
Filing Dt:
|
12/09/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
HIGH FREQUENCY CAPACITANCE-VOLTAGE NANOPROBING CHARACTERIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14100297
|
Filing Dt:
|
12/09/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
FABRICATION OF LITHOGRAPHIC IMAGE FIELDS USING A PROXIMITY STITCH METROLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14100553
|
Filing Dt:
|
12/09/2013
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
EARLY DESIGN CYCLE OPTIMIZATION
|
|