|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
14100610
|
Filing Dt:
|
12/09/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
METHOD, STORAGE MEDIUM AND SYSTEM FOR CONTROLLING THE PROCESSING OF LOTS OF WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14102568
|
Filing Dt:
|
12/11/2013
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
PER-RANK CHANNEL MARKING IN A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
14102579
|
Filing Dt:
|
12/11/2013
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
DYNAMIC GRADUATED MEMORY DEVICE PROTECTION IN REDUNDANT ARRAY OF INDEPENDENT MEMORY (RAIM) SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14102607
|
Filing Dt:
|
12/11/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
UNCLONABLE ID BASED CHIP-TO-CHIP COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14102832
|
Filing Dt:
|
12/11/2013
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
HIGH SPEED DIFFERENTIAL WIRING IN GLASS CERAMIC MCMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14102843
|
Filing Dt:
|
12/11/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
FINFET CROSSPOINT FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
14103988
|
Filing Dt:
|
12/12/2013
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
FUNCTIONAL TESTING OF A PROCESSOR DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
14104561
|
Filing Dt:
|
12/12/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
Germanium Photodetector
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
14104563
|
Filing Dt:
|
12/12/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
GERMANIUM PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14105939
|
Filing Dt:
|
12/13/2013
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
DUAL PORT SRAM BITCELL STRUCTURES WITH IMPROVED TRANSISTOR ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14106219
|
Filing Dt:
|
12/13/2013
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
EUV PELLICLE FRAME WITH HOLES AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14106340
|
Filing Dt:
|
12/13/2013
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
METHODS OF PROTECTING A DIELECTRIC MASK LAYER AND RELATED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14106347
|
Filing Dt:
|
12/13/2013
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS USING SELF-ALIGNED QUADRUPLE PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
14107100
|
Filing Dt:
|
12/16/2013
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
USE OF GRAPHENE TO LIMIT COPPER SURFACE OXIDATION, DIFFUSION AND ELECTROMIGRATION IN INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
14108229
|
Filing Dt:
|
12/16/2013
|
Title:
|
BACKWARD COMPATIBLE HEAD FOR QUASI-STATIC TILTED READING AND/OR RECORDING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14132002
|
Filing Dt:
|
12/18/2013
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
DUAL SILICIDE INTEGRATION WITH LASER ANNEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
14132195
|
Filing Dt:
|
12/18/2013
|
Title:
|
TAPE SERVO TRACK WRITE COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14132926
|
Filing Dt:
|
12/18/2013
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
PATTERN-BASED VIA REDUNDANCY INSERTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14134358
|
Filing Dt:
|
12/19/2013
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
COMMON FABRICATION OF DIFFERENT SEMICONDUCTOR DEVICES WITH DIFFERENT THRESHOLD VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
14135664
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
TRANSISTOR AND METHOD OF FORMING THE TRANSISTOR SO AS TO HAVE REDUCED BASE RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14135716
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
BURIED LOCAL INTERCONNECT IN FINFET STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14135769
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
OPTIMIZATION OF INSTRUCTION GROUPS ACROSS GROUP BOUNDARIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14135847
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
CAPACITOR BACKUP FOR SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14135991
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
EMBEDDED HEAT SPREADER WITH ELECTRICAL PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14136581
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING AN E-FUSE AND A FET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14136651
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
SETTING SWITCH SIZE AND TRANSITION PATTERN IN A RESONANT CLOCK DISTRIBUTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
14136770
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
SETTING SWITCH SIZE AND TRANSITION PATTERN IN A RESONANT CLOCK DISTRIBUTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14136815
|
Filing Dt:
|
12/20/2013
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
Title:
|
NOVEL E-FUSE DESIGN FOR HIGH-K METAL-GATE TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14138881
|
Filing Dt:
|
12/23/2013
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
SEMICONDUCTOR DIES WITH REDUCED AREA CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
14138935
|
Filing Dt:
|
12/23/2013
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
SYSTEMS AND METHODS FOR CORRELATED PARAMETERS IN STATISTICAL STATIC TIMING ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
14139004
|
Filing Dt:
|
12/23/2013
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
MODELING MULTI-PATTERNING VARIABILITY WITH STATISTICAL TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14139023
|
Filing Dt:
|
12/23/2013
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
PARASITIC EXTRACTION IN AN INTEGRATED CIRCUIT WITH MULTI-PATTERNING REQUIREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14140060
|
Filing Dt:
|
12/24/2013
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
DUAL HARD MASK LITHOGRAPHY PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
14141559
|
Filing Dt:
|
12/27/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR FORMING AN ALUMINUM FUSE FOR COMPATIBILITY WITH COPPER BEOL INTERCONNECT SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14143362
|
Filing Dt:
|
12/30/2013
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
BALANCING ASYMMETRIC SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14143468
|
Filing Dt:
|
12/30/2013
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
METHODS OF FORMING GATE STRUCTURES FOR SEMICONDUCTOR DEVICES USING A REPLACEMENT GATE TECHNIQUE AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14146056
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
METHOD WITH SYSTEM AND PROGRAM PRODUCT FOR PRIORITIZING CLOCK DOMAINS FOR TESTING OF INTEGRATED CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14146063
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
CROSS-COUPLING OF GATE CONDUCTOR LINE AND ACTIVE REGION IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14146075
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A MULTIPLE NANOWIRE CHANNEL STRUCTURE AND METHODS OF VARIABLY CONNECTING SUCH NANOWIRES FOR CURRENT DENSITY MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
14146114
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
MODELING RANDOM DOPANT FLUCTUATIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14146116
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
CORROSION SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14146143
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
METHODS OF PREDICTING UNITY GAIN FREQUENCY WITH DIRECT CURRENT AND/OR LOW FREQUENCY PARAMETERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
14146198
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
DEEP ISOLATION TRENCH STRUCTURE AND DEEP TRENCH CAPACITOR ON A SEMICONDUCTOR-ON-INSULATOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14146399
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
SILICIDE PROTECTION DURING CONTACT METALLIZATION AND RESULTING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14146421
|
Filing Dt:
|
01/02/2014
|
Publication #:
|
|
Pub Dt:
|
07/02/2015
| | | | |
Title:
|
FIN CONTACTED ELECTROSTATIC DISCHARGE (ESD) DEVICES WITH IMPROVED HEAT DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14146788
|
Filing Dt:
|
01/03/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
SEMICONDUCTOR CHIP WITH A DUAL DAMASCENE WIRE AND THROUGH-SUBSTRATE VIA (TSV) STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14146793
|
Filing Dt:
|
01/03/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
SINGLE-ENDED SENSING CIRCUITS FOR SIGNAL LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14147108
|
Filing Dt:
|
01/03/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
METHOD OF MAKING THRESHOLD VOLTAGE TUNING USING SELF-ALIGNED CONTACT CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14147181
|
Filing Dt:
|
01/03/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
GATE STACK AND CONTACT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14147225
|
Filing Dt:
|
01/03/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURES HAVING OFF-AXIS IN-HOLE CAPACITOR AND METHODS OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14147939
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
Title:
|
HETEROJUNCTION III-V SOLAR CELL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2018
|
Application #:
|
14147996
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
CRYSTAL OSCILLATOR AND THE USE THEREOF IN SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14148221
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
THREE-DIMENSIONAL ELECTROSTATIC DISCHARGE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14148234
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
COMPACT MODEL FOR DEVICE/CIRCUIT/CHIP LEAKAGE CURRENT (IDDQ) CALCULATION INCLUDING PROCESS INDUCED UPLIFT FACTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14148532
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
BEOL STRUCTURES INCORPORATING ACTIVE DEVICES AND MECHANICAL STRENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14148573
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
BEOL STRUCTURES INCORPORATING ACTIVE DEVICES AND MECHANICAL STRENGTH
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14148668
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
SMALL-ARMS WEAPON SIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
14149280
|
Filing Dt:
|
01/07/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
ARRAY AND MOAT ISOLATION STRUCTURES AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14149898
|
Filing Dt:
|
01/08/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
METALLIC MASK PATTERNING PROCESS FOR MINIMIZING COLLATERAL ETCH OF AN UNDERLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14150260
|
Filing Dt:
|
01/08/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
FORMATION OF CARBON-RICH CONTACT LINER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14150428
|
Filing Dt:
|
01/08/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
INTEGRATED CIRCUITS INCLUDING SELECTIVELY DEPOSITED METAL CAPPING LAYERS ON COPPER LINES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14150954
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
CARBON NANOTUBE TRANSISTOR EMPLOYING EMBEDDED ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
14151138
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
SHIELDING STRUCTURES BETWEEN OPTICAL WAVEGUIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
14151200
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
SILICON CONTROLLED RECTIFIER STRUCTURE WITH IMPROVED JUNCTION BREAKDOWN AND LEAKAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14151225
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/09/2015
| | | | |
Title:
|
SELF-ALIGNED EMITTER-BASE-COLLECTOR BIPOLAR JUNCTION TRANSISTORS WITH A SINGLE CRYSTAL RAISED EXTRINSIC BASE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14151331
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
DESIGN STRUCTURE FOR LOGIC CIRCUIT AND SERIALIZER-DESERIALIZER STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14151550
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
Title:
|
SEMICONDUCTOR-ON-OXIDE STRUCTURE AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14151582
|
Filing Dt:
|
01/09/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
HIGH RESISTIVITY SILICON-ON-INSULATOR SUBSTRATE AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14151866
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
METHOD FOR CONVERSION OF COMMERCIAL MICROPROCESSOR TO RADIATION-HARDENED PROCESSOR AND RESULTING PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
14151884
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH THINNED JUNCTIONS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14151935
|
Filing Dt:
|
01/10/2014
|
Title:
|
LATERAL SILICON-ON-INSULATOR BIPOLAR JUNCTION TRANSISTOR PROCESS AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
14151998
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
EDGE SELECTION TECHNIQUES FOR CORRECTING CLOCK DUTY CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14152345
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
CONVERTING AN XY TCAM TO A VALUE TCAM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14152847
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
BOUNDARY LATCH AND LOGIC PLACEMENT TO SATISFY TIMING CONSTRAINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14152907
|
Filing Dt:
|
01/10/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION USING LOW VISCOSITY ESD DISSIPATING ADHESIVE SUBSTANTIALLY FREE OF AGGLOMERATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14153145
|
Filing Dt:
|
01/13/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
METHOD AND STRUCTURE OF FORMING BACKSIDE THROUGH SILICON VIA CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14153502
|
Filing Dt:
|
01/13/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH FULLY SILICIDED GATE ELECTRODE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14153521
|
Filing Dt:
|
01/13/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
METHODS FOR FABRICATING FINFET INTEGRATED CIRCUITS USING LASER INTERFERENCE LITHOGRAPHY TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14153728
|
Filing Dt:
|
01/13/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
UNIFORMLY DISTRIBUTED SELF-ASSEMBLED CONE-SHAPED PILLARS FOR HIGH EFFICIENCY SOLAR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14154202
|
Filing Dt:
|
01/14/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING ON-CHIP HIGH QUALITY CAPACITORS WITH ETSOI TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14154247
|
Filing Dt:
|
01/14/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
SPEED OF LIGHT BASED OSCILLATOR FREQUENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14154305
|
Filing Dt:
|
01/14/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
INTERCONNECT WITH TITANIUM-OXIDE DIFFUSION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14154438
|
Filing Dt:
|
01/14/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
STRUCTURE AND METHOD TO IMPROVE ETSOI MOSFETS WITH BACK GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14154505
|
Filing Dt:
|
01/14/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
NON-PLANAR FIELD EFFECT TRANSISTOR TEST STRUCTURE AND LATERAL DIELECTRIC BREAKDOWN TESTING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14154538
|
Filing Dt:
|
01/14/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR DEVICE INCLUDING STAND-ALONE WELL IMPLANT TO PROVIDE JUNCTION BUTTING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
14155499
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
METHODS OF FORMING ISOLATED GERMANIUM-CONTAINING FINS FOR A FINFET SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14155504
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
DECOUPLING MEASUREMENT OF LAYER THICKNESSES OF A PLURALITY OF LAYERS OF A CIRCUIT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
14155650
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
ENABLING ACCESS TO A SUBSET OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14155886
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
METHOD AND DEVICE FOR AN INTEGRATED TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
14155972
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
SEMICONDUCTOR NANOSTRUCTURES, SEMICONDUCTOR DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14156006
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
SEMICONDUCTOR NANOSTRUCTURES, SEMICONDUCTOR DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14156018
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
MOS TRANSISTOR OPERATED AS OTP CELL WITH GATE DIELECTRIC OPERATING AS AN E-FUSE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14156210
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
MAGNETIC TUNNEL JUNCTION BETWEEN METAL LAYERS OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14156489
|
Filing Dt:
|
01/16/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
LOCAL THINNING OF SEMICONDUCTOR FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14156565
|
Filing Dt:
|
01/16/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
MODIFIED TUNNELING FIELD EFFECT TRANSISTORS AND FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14156745
|
Filing Dt:
|
01/16/2014
|
Publication #:
|
|
Pub Dt:
|
07/16/2015
| | | | |
Title:
|
METHOD TO FORM WRAP-AROUND CONTACT FOR FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
14157098
|
Filing Dt:
|
01/16/2014
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
METHODS FOR FABRICATION OF AN AIR GAP-CONTAINING INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14157755
|
Filing Dt:
|
01/17/2014
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
ELECTRONIC COMPONENTS ON TRENCHED SUBSTRATES AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14157962
|
Filing Dt:
|
01/17/2014
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
Title:
|
INTEGRATED MICRO-INVERTER AND THIN FILM SOLAR MODULE AND MANUFACTURING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14158539
|
Filing Dt:
|
01/17/2014
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING AN ASYMMETRIC FEATURE
|
|