|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14473033
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
REPLACEMENT GATE ELECTRODE WITH A SELF-ALIGNED DIELECTRIC SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14473266
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
ACHIEVING GREATER PLANARITY BETWEEN UPPER SURFACES OF A LAYER AND A CONDUCTIVE STRUCTURE RESIDING THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
14473937
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
METHODS, APPARATUS AND SYSTEM FOR TDDB TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14473986
|
Filing Dt:
|
08/29/2014
|
Title:
|
METHODS, APPARATUS AND SYSTEM FOR REDUCTION OF POWER CONSUMPTION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14474340
|
Filing Dt:
|
09/02/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
ACCESSING LOCAL APPLICATIONS WHEN ROAMING USING A NFC MOBILE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14475720
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
SELECTIVE FUSI GATE FORMATION IN GATE FIRST CMOS TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14475776
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
MULTIPLE CORE PROCESSING WITH HIGH THROUGHPUT ATOMIC MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14475967
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE RESOLUTION ENHANCEMENT BY ETCHING MULTIPLE SIDES OF A MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14476007
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
LATERAL BIPOLAR JUNCTION TRANSISTORS ON A SILICON-ON-INSULATOR SUBSTRATE WITH A THIN DEVICE LAYER THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14476073
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2018
|
Application #:
|
14476185
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
LATERAL PiN DIODES AND SCHOTTKY DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14476223
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
Title:
|
TECHNIQUES FOR ADJUSTING A POSITION OF A DISPLAY DEVICE BASED ON A POSITION OF A USER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14476830
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
FIN DEVICE WITH BLOCKING LAYER IN CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
14476879
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
DIRECTED SELF-ASSEMBLY MATERIAL GROWTH MASK FOR FORMING VERTICAL NANOWIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
14476897
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
ASYMMETRIC STRESSOR DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14476918
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
DIRECTED SELF-ASSEMBLY MATERIAL ETCH MASK FOR FORMING VERTICAL NANOWIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
14476976
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
SYMMETRICAL LATERAL BIPOLAR JUNCTION TRANSISTOR AND USE OF SAME IN CHARACTERIZING AND PROTECTING TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14477055
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
MOBILE DEVICE APPLICATION INTERACTION REPUTATION RISK ASSESSMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2019
|
Application #:
|
14477096
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
MULTIPLE DIRECTED SELF-ASSEMBLY MATERIAL MASK PATTERNING FOR FORMING VERTICAL NANOWIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14477358
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
FINFET DOPING METHOD WITH CURVILINEAR TRAJECTORY IMPLANTATION BEAM PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14477390
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
METAL GATE FOR ROBUST ESD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14477535
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
WIRING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14477641
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
CHARGING SYSTEM, CHARGING CONTROL DEVICE AND CHARGING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14478115
|
Filing Dt:
|
09/05/2014
|
Title:
|
DYNAMIC ALIGNMENT BY ELECTRICAL POTENTIAL AND FLOW CONTROL TO SINGLE-WALL CARBON NANOTUBE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14478417
|
Filing Dt:
|
09/05/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
APPARATUS FOR INDICATING THE LOCATION OF A SIGNAL EMITTING TAG
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14478494
|
Filing Dt:
|
09/05/2014
|
Title:
|
SPACER-LAST REPLACEMENT METAL GATE FLOW AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14478636
|
Filing Dt:
|
09/05/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
PROGRAMMABLE FUSE STRUCTURE AND METHODS OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14478857
|
Filing Dt:
|
09/05/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
LOCATION AND ORIENTATION BASED VOLUME CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14480974
|
Filing Dt:
|
09/09/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
FINFET STRUCTURES HAVING UNIFORM CHANNEL SIZE AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14481146
|
Filing Dt:
|
09/09/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
STRAINED FINFET WITH AN ELECTRICALLY ISOLATED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14481178
|
Filing Dt:
|
09/09/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
SELF-ALIGNED CONTACT STRUCTURE FOR REPLACEMENT METAL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14481384
|
Filing Dt:
|
09/09/2014
|
Title:
|
SRAM CIRCUIT WITH INCREASED WRITE MARGIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14482529
|
Filing Dt:
|
09/10/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
OPPOSITE POLARITY BORDERLESS REPLACEMENT METAL CONTACT SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14483230
|
Filing Dt:
|
09/11/2014
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
STRAINED SEMICONDUCTOR TRAMPOLINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14484469
|
Filing Dt:
|
09/12/2014
|
Title:
|
FinFET EXTENSION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
14484770
|
Filing Dt:
|
09/12/2014
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE AND ACCORDING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14484916
|
Filing Dt:
|
09/12/2014
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
NANOWIRE STRUCTURE WITH SELECTED STACK REMOVED FOR REDUCED GATE RESISTANCE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14486108
|
Filing Dt:
|
09/15/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
TUCKED ACTIVE REGION WITHOUT DUMMY POLY FOR PERFORMANCE BOOST AND VARIATION REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14486493
|
Filing Dt:
|
09/15/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
PROFILE CONTROL IN INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14487213
|
Filing Dt:
|
09/16/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
Methods and Structures for Protecting One Area While Processing Another Area on a Chip
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14487250
|
Filing Dt:
|
09/16/2014
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
WAFER WITH IMPROVED PLATING CURRENT DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14487439
|
Filing Dt:
|
09/16/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
ELECTRICAL LEAKAGE REDUCTION IN STACKED INTEGRATED CIRCUITS HAVING THROUGH-SILICON-VIA (TSV) STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14487582
|
Filing Dt:
|
09/16/2014
|
Title:
|
PROFILE CONTROL OVER A COLLECTOR OF A BIPOLAR JUNCTION TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14487756
|
Filing Dt:
|
09/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
Diagnosing Graphics Display Problems
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14488548
|
Filing Dt:
|
09/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
Creation and Management of Logical Volume Snapshots Under Hierarchical Storage System
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14488566
|
Filing Dt:
|
09/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
READING METHOD FOR LINEAR TAPE OPEN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14489949
|
Filing Dt:
|
09/18/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
RECONFIGURABLE TUNNEL FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
14489983
|
Filing Dt:
|
09/18/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
ESTIMATION OF LEVEL-THRESHOLDS FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14490616
|
Filing Dt:
|
09/18/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
Modifying Information Presented by an Augmented Reality Device
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14490713
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
METHOD OF PROVIDING DATA FOR MINIMIZING DIFFERENCE BETWEEN DIMENSIONS OF THREE-DIMENSIONAL STRUCTURE FORMED BY LASER RADIATION AND DESIGN VALUES OF SCAN PATH OF SUCH THREE-DIMENSIONAL STRUCTURE AND COMPUTER AND COMPUTER PROGRAM FOR PROVIDING SUCH DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14490788
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
SECURITY TESTING OF WEB APPLICATIONS WITH SPECIALIZED PAYLOADS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14490792
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
CONSTRAINED NANOSECOND LASER ANNEAL OF METAL INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14490876
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
Techniques for Medical Image Retreival
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14490950
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
CAPTURING TRACE INFORMATION USING ANNOTATED TRACE OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14490990
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH LARGE ELECTRODE CONTACT AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14491037
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
DESIGN STRUCTURE FOR AN INDUCTOR-CAPACITOR VOLTAGE-CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14491978
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
SOI BIPOLAR JUNCTION TRANSISTOR WITH SUBSTRATE BIAS VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14492040
|
Filing Dt:
|
09/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
MANAGING TRAFFIC FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14492410
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
DOUBLE LAYER INTERLEAVED P-N DIODE MODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14492582
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
ISOLATION SCHEME FOR BIPOLAR TRANSISTORS IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14492622
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
BI-DIRECTIONAL SILICON CONTROLLED RECTIFIER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14492629
|
Filing Dt:
|
09/22/2014
|
Title:
|
METHODS OF FORMING TRANSISTOR DEVICES WITH DIFFERENT THRESHOLD VOLTAGES AND THE RESULTING PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14492914
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
AUTO-MAINTAINED DOCUMENT CLASSIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14493097
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
WRITING AND READING DATA HAVING MULTIPLE ACCESS PATTERNS ON TAPE MEDIA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14493749
|
Filing Dt:
|
09/23/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
BLANKET SHORT CHANNEL ROLL-UP IMPLANT WITH NON-ANGLED LONG CHANNEL COMPENSATING IMPLANT THROUGH PATTERNED OPENING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14493818
|
Filing Dt:
|
09/23/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
TIN-BASED SOLDER COMPOSITION WITH LOW VOID CHARACTERISTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14494699
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE HAVING SELECTIVELY FORMED METAL CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14494833
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
ELECTRONIC FUSE VIAS IN INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14494901
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
Robust Data Replication
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
14494946
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
CAPPING COATING FOR 3D INTEGRATION APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14495057
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
SELF-ALIGNED BIPOLAR JUNCTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
14495170
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
METHODS FOR MAKING ROBUST REPLACEMENT METAL GATES AND MULTI-THRESHOLD DEVICES IN A SOFT MASK INTEGRATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14496242
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTOR WITH MULTIPLE EMITTER FINGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14496273
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
MULTI-STAGE CODEWORD DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14496285
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
JUNCTION FIELD-EFFECT TRANSISTOR WITH RAISED SOURCE AND DRAIN REGIONS FORMED BY SELECTIVE EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14496430
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
TRENCH ISOLATION FOR BIPOLAR JUNCTION TRANSISTORS IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14497579
|
Filing Dt:
|
09/26/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
PNP BIPOLAR JUNCTION TRANSISTOR FABRICATION USING SELECTIVE EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14497969
|
Filing Dt:
|
09/26/2014
|
Title:
|
SYSTEM AND METHOD FOR ESTIMATING SPATIAL CHARACTERISTICS OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14499356
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
EPITAXIAL GROWTH OF MATERIAL ON SOURCE/DRAIN REGIONS OF FINFET STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14499493
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
UNIFORM JUNCTION FORMATION IN FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14500021
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
METHOD TO BRIDGE EXTRINSIC AND INTRINSIC BASE BY SELECTIVE EPITAXY IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14500096
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
AD HOC LOCALIZATION USING A MOVABLE READER AND MOVABLE ID TAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14500914
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
REPLACEMENT METAL GATE STRUCTURE FOR CMOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14501191
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
SELECTIVE VOICE TRANSMISSION DURING TELEPHONE CALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14501587
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
CHARGE PUMP GENERATOR WITH DIRECT VOLTAGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14501715
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
BASE PROTOCOL LAYER TESTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14501720
|
Filing Dt:
|
09/30/2014
|
Title:
|
SILICON PHOTONICS ALIGNMENT TOLERANT VERTICAL GRATING COUPLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14502428
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
STRAIN ENGINEERING IN SEMICONDUCTOR DEVICES BY USING A PIEZOELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14502487
|
Filing Dt:
|
09/30/2014
|
Title:
|
GATE-ALL-AROUND FIELD EFFECT TRANSISTOR STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14503362
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
OPERATING SYSTEM VIRTUALIZATION FOR HOST CHANNEL ADAPTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
14503587
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
TUNNELING FIELD EFFECT TRANSISTOR AND METHODS OF MAKING SUCH A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14503810
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
OPC ENLARGED DUMMY ELECTRODE TO ELIMINATE SKI SLOPE AT ESIGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14503878
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
OBTAINING A GEOGRAPHICAL POSITION OF A MOBILE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14504224
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
THIN FILM COMPOSITE MEMBRANES EMBEDDED WITH MOLECULAR CAGE COMPOUNDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14504479
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
METHOD FOR DEFINING AN ISOLATION REGION(S) OF A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14504832
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
CODE VERSIONING FOR ENABLING TRANSACTIONAL MEMORY PROMOTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14504997
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
GATE STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14505018
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SUSPENDED RING-SHAPED NANOWIRE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14505087
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SELF-ALIGNED AIRGAP INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
14505536
|
Filing Dt:
|
10/03/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH ASYMMETRIC HALO IMPLANTATION AND METHOD OF MANUFACTURE
|
|