|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14560102
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
METHODS OF USING A METAL PROTECTION LAYER TO FORM REPLACEMENT GATE STRUCTURES FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14560255
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
LDMOS FINFET DEVICE AND METHOD OF MANUFACTURE USING A TRENCH CONFINED EPITAXIAL GROWTH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14560361
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
CHANNEL CLADDING LAST PROCESS FLOW FOR FORMING A CHANNEL REGION ON A FINFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14560388
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
MULTIPLE THRESHOLD CONVERGENT OPC MODEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14560428
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
NITRIDE LAYER PROTECTION BETWEEN PFET SOURCE/DRAIN REGIONS AND DUMMY GATE DURING SOURCE/DRAIN ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14560472
|
Filing Dt:
|
12/04/2014
|
Title:
|
LDMOS FINFET DEVICE USING A LONG CHANNEL REGION AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14560518
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
MEASURING SEMICONDUCTOR DEVICE FEATURES USING STEPWISE OPTICAL METROLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14560557
|
Filing Dt:
|
12/04/2014
|
Title:
|
METHODS OF REMOVING PORTIONS OF AT LEAST ONE FIN STRUCTURE SO AS TO FORM ISOLATION REGIONS WHEN FORMING FINFET SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14560688
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
PELLICLE WITH AEROGEL SUPPORT FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14561134
|
Filing Dt:
|
12/04/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
METHODS FOR BIASING ELECTRICALLY BIASABLE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14561359
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
MERGED SOURCE/DRAIN AND GATE CONTACTS IN SRAM BITCELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14561395
|
Filing Dt:
|
12/05/2014
|
Title:
|
EPITAXIALLY GROWN SILICON GERMANIUM CHANNEL FINFET WITH SILICON UNDERLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14561632
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
Title:
|
FINFET SOURCE-DRAIN MERGED BY SILICIDE-BASED MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14561830
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
HIGH RESISTIVITY SUBSTRATE FINAL RESISTANCE TEST STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14561999
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
VERTICAL FIN EDRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14562570
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR USING FREE-ELECTRON LASER COMPATIBLE EUV BEAM FOR SEMICONDUCTOR WAFER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14563009
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
METHOD OF FORMING REPLACEMENT GATE PFET HAVING TIALCO LAYER FOR IMPROVED NBTI PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14563097
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
TUNABLE SCALING OF CURRENT GAIN IN BIPOLAR JUNCTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14563152
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
QUEUE CREDIT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14563245
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
ISOLATING A PCI HOST BRIDGE IN RESPONSE TO AN ERROR EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14563475
|
Filing Dt:
|
12/08/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
METHODS FOR RETARGETING VIAS AND FOR FABRICATING SEMICONDUCTOR DEVICES WITH RETARGETED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14564323
|
Filing Dt:
|
12/09/2014
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
METHODS OF FORMING FINFET WITH WIDE UNMERGED SOURCE DRAIN EPI
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14564603
|
Filing Dt:
|
12/09/2014
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
LOW THRESHOLD VOLTAGE CMOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14566773
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
STRUCTURE TO PREVENT DEEP TRENCH MOAT CHARGING AND MOAT ISOLATION FAILS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14566779
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
CMOS GATE CONTACT RESISTANCE REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
14566939
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
MAGNETIC RESONANCE IMAGING APPARATUS AND MAGNETIC RESONANCE IMAGING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14567052
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
ELECTRONIC MODULE ASSEMBLY WITH PATTERNED ADHESIVE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2018
|
Application #:
|
14567544
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS OF FORMING THE SAME WITH EFFECTIVE DUMMY GATE CAP REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
14567598
|
Filing Dt:
|
12/11/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
WAFER PROCESSING APPARATUSES AND METHODS OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14568382
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR-BASED BIO-SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14568966
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
CMOS DEVICE WITH READING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14569005
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
COMPARATIVE ESD POWER CLAMP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
14569350
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
CALIBRATION ASSEMBLY FOR AIDE IN DETECTION OF ANALYTES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14569376
|
Filing Dt:
|
12/12/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
CALIBRATION CORRELATION FOR CALIBRATION ASSEMBLY HAVING ELECTROMAGNETIC READ HEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
14570049
|
Filing Dt:
|
12/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
METHODS OF MANUFACTURING INTEGRATED CIRCUITS HAVING FINFET STRUCTURES WITH EPITAXIALLY FORMED SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14570292
|
Filing Dt:
|
12/15/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
SUPERIOR INTEGRITY OF A HIGH-K GATE STACK BY FORMING A CONTROLLED UNDERCUT ON THE BASIS OF A WET CHEMISTRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14570617
|
Filing Dt:
|
12/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH CAPPING LAYERS BETWEEN METAL CONTACTS AND INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14571460
|
Filing Dt:
|
12/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
INTEGRATED CIRCUIT AND METHOD FOR FABRICATING THE SAME HAVING A REPLACEMENT GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14571496
|
Filing Dt:
|
12/16/2014
|
Title:
|
REFRESH HIDDEN EDRAM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14571628
|
Filing Dt:
|
12/16/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
REPLACEMENT GATE MOSFET WITH A HIGH PERFORMANCE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14572975
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
SILICON-GERMANIUM (SiGe) FIN FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14573050
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHOD AND SYSTEM FOR DETERMINING OVERLAP PROCESS WINDOWS IN SEMICONDUCTORS BY INSPECTION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14573238
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
RESONANT RADIO FREQUENCY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14573268
|
Filing Dt:
|
12/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
E-FUSES CONTAINING AT LEAST ONE UNDERLYING TUNGSTEN CONTACT FOR PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14574430
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
STRUCTURE WITH AIR GAP CRACK STOP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14574460
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
DEEP TRENCH POLYSILICON FIN FIRST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14574504
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
FIELD-ISOLATED BULK FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14574533
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
SILICON-GERMANIUM FIN OF HEIGHT ABOVE CRITICAL THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
14574746
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
ELECTRICAL CIRCUIT ODOMETER SENSOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
14574889
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
TITANIUM TUNGSTEN LINER USED WITH COPPER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14574995
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
AQUA REGIA AND HYDROGEN PEROXIDE HCL COMBINATION TO REMOVE NI AND NIPT RESIDUES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14575311
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
GATE TUNABLE TUNNEL DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14575639
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METHOD FOR FORMING THROUGH SILICON VIA WITH WAFER BACKSIDE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14575677
|
Filing Dt:
|
12/18/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
DOUBLE TRENCH WELL FORMATION IN SRAM CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14576611
|
Filing Dt:
|
12/19/2014
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM A FINFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14577113
|
Filing Dt:
|
12/19/2014
|
Title:
|
BIAS TEMPERATURE INSTABILITY STATE DETECTION AND CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14577431
|
Filing Dt:
|
12/19/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
TRENCH EPITAXIAL GROWTH FOR A FINFET DEVICE HAVING REDUCED CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14578523
|
Filing Dt:
|
12/22/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
ZIG-ZAG TRENCH STRUCTURE TO PREVENT ASPECT RATIO TRAPPING DEFECT ESCAPE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14578717
|
Filing Dt:
|
12/22/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
METHODS OF GENERATING CIRCUIT LAYOUTS THAT ARE TO BE MANUFACTURED USING SADP ROUTING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14578768
|
Filing Dt:
|
12/22/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
III-V MOSFETS With Halo-Doped Bottom Barrier Layer
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14579122
|
Filing Dt:
|
12/22/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
TRANSISTOR DEVICE WITH IMPROVED SOURCE/DRAIN JUNCTION ARCHITECTURE AND METHODS OF MAKING SUCH A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14579255
|
Filing Dt:
|
12/22/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A SEMICONDUCTOR-ON-INSULATOR REGION AND A BULK REGION, AND METHOD FOR THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14579428
|
Filing Dt:
|
12/22/2014
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
METHODS OF FORMING SPACERS ON FINFETS AND OTHER SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14580274
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
FORMATION OF FINFET JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14580539
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
METAL FUSE STRUCTURE FOR IMPROVED PROGRAMMING CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14580589
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
OFFSET-CANCELLING SELF-REFERENCE STT-MRAM SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14580834
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
METHODS OF FORMING BIPOLAR DEVICES AND AN INTEGRATED CIRCUIT PRODUCT CONTAINING SUCH BIPOLAR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14581207
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
Title:
|
UTILIZING STORED WRITE ENVIRONMENT CONDITIONS FOR READ ERROR RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2017
|
Application #:
|
14581741
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
REDUCED TRENCH PROFILE FOR A GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
14581857
|
Filing Dt:
|
12/23/2014
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING LOW CONTACT RESISTANCE AND LOW CURRENT LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
14582655
|
Filing Dt:
|
12/24/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
CAPACITOR STRAP CONNECTION STRUCTURE AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14583835
|
Filing Dt:
|
12/29/2014
|
Title:
|
METAL STACK FOR REDUCED GATE RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2018
|
Application #:
|
14583842
|
Filing Dt:
|
12/29/2014
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
FINFET INCLUDING TUNABLE FIN HEIGHT AND TUNABLE FIN WIDTH RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14584068
|
Filing Dt:
|
12/29/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
SUBSTRATE RESISTOR WITH OVERLYING GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
14584161
|
Filing Dt:
|
12/29/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
HIGH-RELIABILITY, LOW-RESISTANCE CONTACTS FOR NANOSCALE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14584639
|
Filing Dt:
|
12/29/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
LARGE AREA CONTACTS FOR SMALL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14585742
|
Filing Dt:
|
12/30/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
SOI BASED FINFET WITH STRAINED SOURCE-DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2018
|
Application #:
|
14585933
|
Filing Dt:
|
12/30/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
TAPERED GATE OXIDE IN LDMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14586268
|
Filing Dt:
|
12/30/2014
|
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS USING DESIGNS OF INTEGRATED CIRCUITS ADAPTED TO DIRECTED SELF-ASSEMBLY FABRICATION TO FORM VIA AND CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2018
|
Application #:
|
14587655
|
Filing Dt:
|
12/31/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
HETERO-CHANNEL FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14588221
|
Filing Dt:
|
12/31/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
A SEMICONDUCTOR INTEGRATED STRUCTURE HAVING AN EPITAXIAL SiGe LAYER EXTENDING FROM SILICON-CONTAINING REGIONS FORMED BETWEEN SEGMENTS OF OXIDE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14588318
|
Filing Dt:
|
12/31/2014
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
VERTICAL SLIT TRANSISTOR WITH OPTIMIZED AC PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14589011
|
Filing Dt:
|
01/05/2015
|
Title:
|
SEMICONDUCTOR FUSES AND FABRICATION METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14589171
|
Filing Dt:
|
01/05/2015
|
Publication #:
|
|
Pub Dt:
|
07/07/2016
| | | | |
Title:
|
PASSIVE SOLAR PANEL COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14590076
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
NOVEL CONTACT STRUCTURE FOR A SEMICONDUCTOR DEVICE AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14590238
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
ASYMMETRIC SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14590327
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
U-SHAPED SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
14590591
|
Filing Dt:
|
01/06/2015
|
Publication #:
|
|
Pub Dt:
|
07/07/2016
| | | | |
Title:
|
ELECTRICALLY INSULATED FIN STRUCTURE(S) WITH ALTERNATIVE CHANNEL MATERIALS AND FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14591946
|
Filing Dt:
|
01/08/2015
|
Title:
|
FIELD PLATE IN HETEROJUNCTION BIPOLAR TRANSISTOR WITH IMPROVED BREAK-DOWN VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14592069
|
Filing Dt:
|
01/08/2015
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
COINTEGRATION OF BULK AND SOI SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
14592412
|
Filing Dt:
|
01/08/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
Band Engineered Semiconductor Device and Method for Manufacturing Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14592421
|
Filing Dt:
|
01/08/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
CRACK CONTROL FOR SUBSTRATE SEPARATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14593183
|
Filing Dt:
|
01/09/2015
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
TEMPERATURE-CONTROLLED IMPLANTING OF A DIFFUSION-SUPPRESSING DOPANT IN A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14593264
|
Filing Dt:
|
01/09/2015
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
STRESS MODULATION IN FIELD EFFECT TRANSISTORS IN REDUCING CONTACT RESISTANCE AND INCREASING CHARGE CARRIER MOBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14593282
|
Filing Dt:
|
01/09/2015
|
Publication #:
|
|
Pub Dt:
|
04/30/2015
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTORS WITH SELF-ALIGNED TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14594745
|
Filing Dt:
|
01/12/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
Method for Keyhole Repair in Replacement Metal Gate Integration Through the Use of a Printable Dielectric
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14595756
|
Filing Dt:
|
01/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
METHOD TO IMPROVE RELIABILITY OF REPLACEMENT GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14595850
|
Filing Dt:
|
01/13/2015
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
PASSGATE STRENGTH CALIBRATION TECHNIQUES FOR VOLTAGE REGULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14596331
|
Filing Dt:
|
01/14/2015
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
FDSOI - CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14597327
|
Filing Dt:
|
01/15/2015
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
Title:
|
THREE-DIMENSIONAL INTEGRATED CIRCUIT DEVICE FABRICATION INCLUDING WAFER SCALE MEMBRANE
|
|