|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
15054314
|
Filing Dt:
|
02/26/2016
|
Title:
|
METHODS OF FORMING FINS WITH DIFFERENT FIN HEIGHTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15054355
|
Filing Dt:
|
02/26/2016
|
Publication #:
|
|
Pub Dt:
|
08/31/2017
| | | | |
Title:
|
FINFET DEVICE WITH ENLARGED CHANNEL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
15054553
|
Filing Dt:
|
02/26/2016
|
Publication #:
|
|
Pub Dt:
|
08/31/2017
| | | | |
Title:
|
SENSE AMPLIFIER AND LATCHING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
15054951
|
Filing Dt:
|
02/26/2016
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
UNIFORM JUNCTION FORMATION IN FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
15055571
|
Filing Dt:
|
02/27/2016
|
Publication #:
|
|
Pub Dt:
|
06/08/2017
| | | | |
Title:
|
STRUCTURE TO PREVENT LATERAL EPITAXIAL GROWTH IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
15055805
|
Filing Dt:
|
02/29/2016
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
Semiconductor Devices with an Etch Stop Layer on Gate End-Portions Located above an Isolation Region
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15055826
|
Filing Dt:
|
02/29/2016
|
Publication #:
|
|
Pub Dt:
|
08/31/2017
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH VARYING THRESHOLD VOLTAGE AND FABRICATION METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
15055954
|
Filing Dt:
|
02/29/2016
|
Title:
|
PROCESS MONITORING FOR GATE CUT MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
15056513
|
Filing Dt:
|
02/29/2016
|
Publication #:
|
|
Pub Dt:
|
08/31/2017
| | | | |
Title:
|
FIN CUTTING PROCESS FOR MANUFACTURING FINFET SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15056966
|
Filing Dt:
|
02/29/2016
|
Publication #:
|
|
Pub Dt:
|
08/31/2017
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR IMPROVED NANOWIRE/NANOSHEET SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
15057727
|
Filing Dt:
|
03/01/2016
|
Title:
|
METHOD OF USING DUMMY PATTERNS FOR OVERLAY TARGET DESIGN AND OVERLAY CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2018
|
Application #:
|
15057791
|
Filing Dt:
|
03/01/2016
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTORS AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
15058238
|
Filing Dt:
|
03/02/2016
|
Title:
|
METHOD AND STRUCTURE FOR SRB ELASTIC RELAXATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
15058669
|
Filing Dt:
|
03/02/2016
|
Publication #:
|
|
Pub Dt:
|
06/23/2016
| | | | |
Title:
|
NITRIDE SPACER FOR PROTECTING A FIN-SHAPED FIELD EFFECT TRANSISTOR (FINFET) DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15059793
|
Filing Dt:
|
03/03/2016
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
CONFORMAL NITRIDATION OF ONE OR MORE FIN-TYPE TRANSISTOR LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
15060009
|
Filing Dt:
|
03/03/2016
|
Title:
|
METHOD OF FORMING A GATE MASK FOR FABRICATING A STRUCTURE OF GATE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
15060052
|
Filing Dt:
|
03/03/2016
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
METHODS FOR FORMING FinFETS HAVING A CAPPING LAYER FOR REDUCING PUNCH THROUGH LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2018
|
Application #:
|
15060067
|
Filing Dt:
|
03/03/2016
|
Publication #:
|
|
Pub Dt:
|
09/07/2017
| | | | |
Title:
|
FIELD-EFFECT TRANSISTORS WITH A NON-RELAXED STRAINED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
15060691
|
Filing Dt:
|
03/04/2016
|
Title:
|
METHODS TO UTILIZE MERGED SPACERS FOR USE IN FIN GENERATION IN TAPERED IC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
15060761
|
Filing Dt:
|
03/04/2016
|
Publication #:
|
|
Pub Dt:
|
09/07/2017
| | | | |
Title:
|
COMMON METAL CONTACT REGIONS HAVING DIFFERENT SCHOTTKY BARRIER HEIGHTS AND METHODS OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
15060806
|
Filing Dt:
|
03/04/2016
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH GRAPHENE NANORIBBONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15062257
|
Filing Dt:
|
03/07/2016
|
Publication #:
|
|
Pub Dt:
|
09/07/2017
| | | | |
Title:
|
IN-SITU EUV COLLECTOR CLEANING UTILIZING A CRYOGENIC PROCESS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15062302
|
Filing Dt:
|
03/07/2016
|
Publication #:
|
|
Pub Dt:
|
09/07/2017
| | | | |
Title:
|
PROCESSOR WITH CONTENT ADDRESSABLE MEMORY (CAM) AND MONITOR COMPONENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15062328
|
Filing Dt:
|
03/07/2016
|
Publication #:
|
|
Pub Dt:
|
09/07/2017
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE STRUCTURES WITH DIFFERENT MATERIAL COMPOSITIONS IN A METALLIZATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2018
|
Application #:
|
15062484
|
Filing Dt:
|
03/07/2016
|
Publication #:
|
|
Pub Dt:
|
09/07/2017
| | | | |
Title:
|
TEST METHOD AND STRUCTURE FOR INTEGRATED CIRCUITS BEFORE COMPLETE METALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
15063563
|
Filing Dt:
|
03/08/2016
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
SPECIAL CONSTRUCT FOR CONTINUOUS NON-UNIFORM RX FINFET STANDARD CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
15063604
|
Filing Dt:
|
03/08/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
GATE AND SOURCE/DRAIN CONTACT STRUCTURES FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
15064755
|
Filing Dt:
|
03/09/2016
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
METHODS OF FORMING 3-D INTEGRATED SEMICONDUCTOR DEVICES HAVING INTERMEDIATE HEAT SPREADING CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
15065331
|
Filing Dt:
|
03/09/2016
|
Title:
|
CHIP STRUCTURES WITH DISTRIBUTED WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15066374
|
Filing Dt:
|
03/10/2016
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH ISOLATED OHMIC TRENCHES AND STAND-ALONE ISOLATION TRENCHES AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
15067365
|
Filing Dt:
|
03/11/2016
|
Title:
|
METHODS OF FORMING RUTHENIUM CONDUCTIVE STRUCTURES IN A METALLIZATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
15067435
|
Filing Dt:
|
03/11/2016
|
Title:
|
SINGLE DIFFUSION BREAK STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
15067455
|
Filing Dt:
|
03/11/2016
|
Title:
|
SINGLE DIFFUSION BREAK STRUCTURE AND CUTS LATER METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2019
|
Application #:
|
15067540
|
Filing Dt:
|
03/11/2016
|
Publication #:
|
|
Pub Dt:
|
09/14/2017
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR A HIGH DENSITY MIDDLE OF LINE FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
15067953
|
Filing Dt:
|
03/11/2016
|
Publication #:
|
|
Pub Dt:
|
09/14/2017
| | | | |
Title:
|
METHODS, APPARATUS AND SYSTEM FOR A PASSTHROUGH-BASED ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
15068059
|
Filing Dt:
|
03/11/2016
|
Publication #:
|
|
Pub Dt:
|
09/14/2017
| | | | |
Title:
|
PHOTONICS CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
15071247
|
Filing Dt:
|
03/16/2016
|
Title:
|
METHOD FOR PRODUCING SELF-ALIGNED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
15071255
|
Filing Dt:
|
03/16/2016
|
Title:
|
SAV USING SELECTIVE SAQP/SADP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15071600
|
Filing Dt:
|
03/16/2016
|
Title:
|
INTEGRATED CIRCUITS WITH REPLACEMENT METAL GATES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
15071641
|
Filing Dt:
|
03/16/2016
|
Title:
|
EMBEDDED POLYSILICON RESISTORS WITH CRYSTALLIZATION BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
15071890
|
Filing Dt:
|
03/16/2016
|
Publication #:
|
|
Pub Dt:
|
07/07/2016
| | | | |
Title:
|
METROLOGY PATTERN LAYOUT AND METHOD OF USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15072130
|
Filing Dt:
|
03/16/2016
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
VERTICAL FIN FIELD-EFFECT SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2018
|
Application #:
|
15072626
|
Filing Dt:
|
03/17/2016
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
BLOCK PATTERNING METHOD ENABLING MERGED SPACE IN SRAM WITH HETEROGENEOUS MANDREL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15072655
|
Filing Dt:
|
03/17/2016
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE USING POLYMER-SOLDER BALL STRUCTURES AND FORMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
15073050
|
Filing Dt:
|
03/17/2016
|
Title:
|
POC PROCESS FLOW FOR CONFORMAL RECESS FILL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
15073065
|
Filing Dt:
|
03/17/2016
|
Publication #:
|
|
Pub Dt:
|
03/02/2017
| | | | |
Title:
|
FIN CUT FOR TAPER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
15073100
|
Filing Dt:
|
03/17/2016
|
Publication #:
|
|
Pub Dt:
|
07/07/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH DIFFERENT FIN SETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
15073740
|
Filing Dt:
|
03/18/2016
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
TRANSISTOR STRUCTURE WITH VARIED GATE CROSS-SECTIONAL AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
15073936
|
Filing Dt:
|
03/18/2016
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
CHANNEL CLADDING LAST PROCESS FLOW FOR FORMING A CHANNEL REGION ON A FINFET DEVICE HAVING A REDUCED SIZE FIN IN THE CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
15074235
|
Filing Dt:
|
03/18/2016
|
Title:
|
METHODS FOR DIRECT MEASUREMENT OF PITCH-WALKING IN LITHOGRAPHIC MULTIPLE PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
15074483
|
Filing Dt:
|
03/18/2016
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH IMPROVED IMPLANTATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
15075352
|
Filing Dt:
|
03/21/2016
|
Title:
|
FINFET BASED FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15075378
|
Filing Dt:
|
03/21/2016
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
INLINE MONITORING OF TRANSISTOR-TO-TRANSISTOR CRITICAL DIMENSION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
15075437
|
Filing Dt:
|
03/21/2016
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
Title:
|
METHODS OF FORMING FIN ISOLATION REGIONS ON FINFET SEMICONDUCTOR DEVICES USING AN OXIDATION-BLOCKING LAYER OF MATERIAL AND BY PERFORMING A FIN-TRIMMING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
15075557
|
Filing Dt:
|
03/21/2016
|
Title:
|
METHODS, APPARATUS AND SYSTEM FOR LOCAL ISOLATION FORMATION FOR FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
15075668
|
Filing Dt:
|
03/21/2016
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING INSULATOR PILLARS AND SEMICONDUCTOR MATERIAL ON SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
15075890
|
Filing Dt:
|
03/21/2016
|
Title:
|
DEVICES AND METHODS FOR DYNAMICALLY TUNABLE BIASING TO BACKPLATES AND WELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2018
|
Application #:
|
15076139
|
Filing Dt:
|
03/21/2016
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
STATIC RANDOM ACCESS MEMORY (SRAM) WRITE ASSIST CIRCUIT WITH IMPROVED BOOST
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
15076699
|
Filing Dt:
|
03/22/2016
|
Title:
|
Method for Improving Boron Diffusion in a Germanium-rich Fin through Germanium Concentration Reduction in Fin S/D Regions by Thermal Mixing
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
15076842
|
Filing Dt:
|
03/22/2016
|
Title:
|
FORMING SYMMETRICAL STRESS LINERS FOR STRAINED CMOS VERTICAL NANOWIRE FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2017
|
Application #:
|
15076850
|
Filing Dt:
|
03/22/2016
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING FERROELECTRIC ELEMENTS AND FAST HIGH-K METAL GATE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
15076992
|
Filing Dt:
|
03/22/2016
|
Publication #:
|
|
Pub Dt:
|
07/14/2016
| | | | |
Title:
|
ANTIFERROMAGNETIC STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
15077384
|
Filing Dt:
|
03/22/2016
|
Title:
|
METHOD OF FORMING A PATTERN FOR INTERCONNECTION LINES IN AN INTEGRATED CIRCUIT WHEREIN THE PATTERN INCLUDES GAMMA AND BETA BLOCK MASK PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
15077480
|
Filing Dt:
|
03/22/2016
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
METHOD OF FORMING A PATTERN FOR INTERCONNECTION LINES AND ASSOCIATED CONTINUITY BLOCKS IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
15077564
|
Filing Dt:
|
03/22/2016
|
Title:
|
METHOD OF FORMING SELF ALIGNED CONTINUITY BLOCKS FOR MANDREL AND NON-MANDREL INTERCONNECT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15078032
|
Filing Dt:
|
03/23/2016
|
Publication #:
|
|
Pub Dt:
|
10/27/2016
| | | | |
Title:
|
METHODS FOR MODIFYING AN INTEGRATED CIRCUIT LAYOUT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
15078112
|
Filing Dt:
|
03/23/2016
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
Nanowire-Based Vertical Memory Cell Array having a Back Plate and Nanowire Seeds Contacting a Bit Line
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2018
|
Application #:
|
15079142
|
Filing Dt:
|
03/24/2016
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
METHODS FOR FIN THINNING PROVIDING IMPROVED SCE AND S/D EPI GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
15081403
|
Filing Dt:
|
03/25/2016
|
Title:
|
VISUALIZATION OF ALIGNMENT MARKS ON A CHIP COVERED BY A PRE-APPLIED UNDERFILL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2019
|
Application #:
|
15081443
|
Filing Dt:
|
03/25/2016
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
COMPACT DEVICE STRUCTURES FOR A BIPOLAR JUNCTION TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15082103
|
Filing Dt:
|
03/28/2016
|
Publication #:
|
|
Pub Dt:
|
07/21/2016
| | | | |
Title:
|
FINFET WITH MULTILAYER FINS FOR MULTI-VALUE LOGIC (MVL) APPLICATIONS AND METHOD OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2017
|
Application #:
|
15082242
|
Filing Dt:
|
03/28/2016
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
METHODS, APPARATUS AND SYSTEM FOR STI RECESS CONTROL FOR HIGHLY SCALED FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
15083692
|
Filing Dt:
|
03/29/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
TIMING/POWER RISK OPTIMIZED SELECTIVE VOLTAGE BINNING USING NON-LINEAR VOLTAGE SLOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2020
|
Application #:
|
15083787
|
Filing Dt:
|
03/29/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
REPAIRABLE RIGID TEST PROBE CARD ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2018
|
Application #:
|
15083914
|
Filing Dt:
|
03/29/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
TRANSISTOR STRUCTURES GATED USING A CONDUCTOR-FILLED VIA OR TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
15084004
|
Filing Dt:
|
03/29/2016
|
Title:
|
WAFER BONDING USING BORON AND NITROGEN BASED BONDING STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
15084576
|
Filing Dt:
|
03/30/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
OVERLAY SAMPLING REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
15084807
|
Filing Dt:
|
03/30/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
METHOD TO IMPROVE CRYSTALLINE REGROWTH
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15084893
|
Filing Dt:
|
03/30/2016
|
Publication #:
|
|
Pub Dt:
|
07/21/2016
| | | | |
Title:
|
CONSTRAINED DIE ADHESION CURE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15085077
|
Filing Dt:
|
03/30/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
METHOD AND IC STRUCTURE FOR INCREASING PITCH BETWEEN GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
15085112
|
Filing Dt:
|
03/30/2016
|
Title:
|
FIELD EFFECT TRANSISTOR DEVICE SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
15085376
|
Filing Dt:
|
03/30/2016
|
Title:
|
FIELD EFFECT TRANSISTOR DEVICE SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
15087074
|
Filing Dt:
|
03/31/2016
|
Title:
|
FABRICATION OF VERTICAL FIELD EFFECT TRANSISTOR STRUCTURE WITH CONTROLLED GATE LENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
15087392
|
Filing Dt:
|
03/31/2016
|
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A TRENCH CAPPING LAYER AND METHOD FOR THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
15088592
|
Filing Dt:
|
04/01/2016
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
Title:
|
NOVEL INTEGRATION PROCESS TO FORM MICROELECTRONIC OR MICROMECHANICAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
15088874
|
Filing Dt:
|
04/01/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
MULTI-FINGER DEVICES IN MUTLIPLE-GATE-CONTACTED-PITCH, INTEGRATED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
15089647
|
Filing Dt:
|
04/04/2016
|
Publication #:
|
|
Pub Dt:
|
07/28/2016
| | | | |
Title:
|
FINFET CROSSPOINT FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2017
|
Application #:
|
15089834
|
Filing Dt:
|
04/04/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
METHODS OF FORMING SELF-ALIGNED CONTACT STRUCTURES BY WORK FUNCTION MATERIAL LAYER RECESSING AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15089914
|
Filing Dt:
|
04/04/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A TRANSISTOR INCLUDING A GATE ELECTRODE REGION PROVIDED IN A SUBSTRATE AND METHOD FOR THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2018
|
Application #:
|
15091020
|
Filing Dt:
|
04/05/2016
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE STRUCTURE USING DIFFERING SPACER WIDTHS AND THE RESULTING SEMICONDUCTOR DEVICE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
15091138
|
Filing Dt:
|
04/05/2016
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
METHODS OF FORMING MIS CONTACT STRUCTURES ON TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
15091196
|
Filing Dt:
|
04/05/2016
|
Title:
|
METHODS OF FORMING MIS CONTACT STRUCTURES ON TRANSISTOR DEVICES IN CMOS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15092039
|
Filing Dt:
|
04/06/2016
|
Publication #:
|
|
Pub Dt:
|
07/28/2016
| | | | |
Title:
|
ANCHORED STRESS-GENERATING ACTIVE SEMICONDUCTOR REGIONS FOR SEMICONDUCTOR-ON-INSULATOR FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
15092168
|
Filing Dt:
|
04/06/2016
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
METHODS OF FORMING SOURCE/DRAIN REGIONS ON FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
15092233
|
Filing Dt:
|
04/06/2016
|
Publication #:
|
|
Pub Dt:
|
07/28/2016
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR INCLUDING ASYMMETRIC RAISED ACTIVE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
15092272
|
Filing Dt:
|
04/06/2016
|
Publication #:
|
|
Pub Dt:
|
12/29/2016
| | | | |
Title:
|
HDP FILL WITH REDUCED VOID FORMATION AND SPACER DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2017
|
Application #:
|
15092910
|
Filing Dt:
|
04/07/2016
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE HAVING THIN GATE DIELECTRIC DEVICE AND THICK GATE DIELECTRIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
15093212
|
Filing Dt:
|
04/07/2016
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
OXIDIZING FILLER MATERIAL LINES TO INCREASE WIDTH OF HARD MASK LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
15093292
|
Filing Dt:
|
04/07/2016
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
PROTECTING, OXIDIZING, AND ETCHING OF MATERIAL LINES FOR USE IN INCREASING OR DECREASING CRITICAL DIMENSIONS OF HARD MASK LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15093310
|
Filing Dt:
|
04/07/2016
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
OXIDIZING AND ETCHING OF MATERIAL LINES FOR USE IN INCREASING OR DECREASING CRITICAL DIMENSIONS OF HARD MASK LINES
|
|