|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10160627
|
Filing Dt:
|
05/31/2002
|
Title:
|
METHOD OF REMOVING SILICONE POLYMER DEPOSITS FROM ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10160963
|
Filing Dt:
|
05/31/2002
|
Title:
|
METHOD AND APPARATUS FOR RUN-TO-RUN CONTROLLING OF OVERLAY REGISTRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
10161500
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
SECURE EXECUTION MODE EXCEPTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10162421
|
Filing Dt:
|
06/04/2002
|
Title:
|
SYSTEM AND METHOD FOR TESTING INTEGRATED CIRCUIT MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10163340
|
Filing Dt:
|
06/07/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR CLOCK-AND-DATA RECOVERY USING A SECONDARY DELAY-LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10163534
|
Filing Dt:
|
06/07/2002
|
Title:
|
METAL GATE STACK WITH ETCH ENDPOINT TRACER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10163676
|
Filing Dt:
|
06/06/2002
|
Title:
|
SEMICONDUCTOR-ON-INSULATOR BODY-SOURCE CONTACT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10163925
|
Filing Dt:
|
06/06/2002
|
Title:
|
SHALLOW TRENCH ISOLATION (STI) REGION WITH HIGH-K LINER AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10164133
|
Filing Dt:
|
06/05/2002
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING DYNAMIC QUALIFICATION RECIPES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10164242
|
Filing Dt:
|
06/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
SELF-ALIGNED ALTERNATING PHASE SHIFT MASK PATTERNING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10165264
|
Filing Dt:
|
06/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
SELF-ALIGNED BORDERLESS CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10167170
|
Filing Dt:
|
06/10/2002
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
SENSE-AMP BASED ADDER WITH SOURCE FOLLOWER EVALUATION TREE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10167184
|
Filing Dt:
|
06/11/2002
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
Title:
|
METHOD OF FORMING DOPED REGIONS IN THE BULK SUBSTRATE OF AN SOI SUBSTRATE TO CONTROL THE OPERATIONAL CHARACTERISTICS OF TRANSISTORS FORMED THEREABOVE, AND AN INTEGRATED CIRCUIT DEVICE COMPRISING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10170909
|
Filing Dt:
|
06/13/2002
|
Title:
|
METHOD OF USING AMORPHOUS CARBON AS SPACER MATERIAL IN A DISPOSABLE SPACER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
10170914
|
Filing Dt:
|
06/13/2002
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
METHOD FOR ETCHING CHEMICALLY INERT METAL OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10173611
|
Filing Dt:
|
06/19/2002
|
Title:
|
MULTI-STAGE, LOW DEPOSITION RATE PECVD OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10173717
|
Filing Dt:
|
06/19/2002
|
Title:
|
ULTRA LOW DEPOSITION RATE PECVD SILICON NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10173770
|
Filing Dt:
|
06/19/2002
|
Title:
|
NARROW WIDTH CMOS DEVICES FABRICATED ON STRAINED LATTICE SEMICONDUCTOR SUBSTRATES WITH MAXIMIZED NMOS AND PMOS DRIVE CURRENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10174328
|
Filing Dt:
|
06/18/2002
|
Title:
|
HEAT REMOVAL IN SOI DEVICES USING A BURIED OXIDE LAYER/CONDUCTIVE LAYER COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10174748
|
Filing Dt:
|
06/19/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
STRUCTURES WITH IMPROVED ADHESION TO SI AND C CONTAINING DIELECTRICS AND METHOD FOR PREPARING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10175923
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
MODIFICATION OF MASK LAYOUT DATA TO IMPROVE MASK FIDELITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10176233
|
Filing Dt:
|
06/20/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD AND APPARATUS TO MAKE A SEMICONDUCTOR CHIP SUSCEPTIBLE TO RADIATION FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10177243
|
Filing Dt:
|
06/21/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
PASSIVE DRIVE MATRIX DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
10178542
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
SILICON-ON-INSULATOR DEVICE WITH STRAINED DEVICE FILM AND METHOD FOR MAKING THE SAME WITH PARTIAL REPLACEMENT OF ISOLATION OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10180207
|
Filing Dt:
|
06/27/2002
|
Title:
|
PIGGYBACKING OF ECC CORRECTIONS BEHIND LOADS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10180777
|
Filing Dt:
|
06/25/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
SELF-ALIGNED CORROSION STOP FOR COPPER C4 AND WIREBOND
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10183265
|
Filing Dt:
|
06/27/2002
|
Title:
|
BATCH/LOT ORGANIZATION BASED ON QUALITY CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10184408
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
GAIN CONTROL IN WIRELESS LAN DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10184422
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
09/11/2003
| | | | |
Title:
|
SWITCHED COMBINING ANTENNA DIVERSITY TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10184434
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
Title:
|
ATA AND SATA COMPLIANT CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
10185129
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
COMPARATOR HAVING REDUCED SENSITIVITY TO OFFSET VOLTAGE AND TIMING ERRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
10185146
|
Filing Dt:
|
06/27/2002
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
CIRCUIT FOR TUNING AN ACTIVE FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10185320
|
Filing Dt:
|
06/28/2002
|
Title:
|
METHOD OF USING AMORPHOUS CARBON FILM AS A SACRIFICIAL LAYER IN REPLACEMENT GATE INTEGRATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10187572
|
Filing Dt:
|
07/01/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
METHOD FOR FABRICATING A NITRIDED SILICON-OXIDE GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10190405
|
Filing Dt:
|
07/03/2002
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
METHOD AND STRUCTURES FOR DUAL DEPTH OXYGEN LAYERS IN SILICON-ON-INSULATOR PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10192386
|
Filing Dt:
|
07/09/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
EFFECTIVE CHANNEL LENGTH CONTROL USING ION IMPLANT FEED FORWARD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10195178
|
Filing Dt:
|
07/15/2002
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
INCREASED DAMPING OF MAGNETIZATION IN MAGNETIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10196407
|
Filing Dt:
|
07/16/2002
|
Title:
|
USING SCATTEROMETRY TO MEASURE RESIST THICKNESS AND CONTROL IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10196611
|
Filing Dt:
|
07/16/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
USE OF HYDROGEN IMPLANTATION TO IMPROVE MATERIAL PROPERTIES OF SILICON-GERMANIUM-ON-INSULATOR MATERIAL MADE BY THERMAL DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10196702
|
Filing Dt:
|
07/15/2002
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
SIMULATION MONITORS BASED ON TEMPORAL FORMULAS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10196797
|
Filing Dt:
|
07/17/2002
|
Title:
|
SYSTEM AND METHOD FOR FACILITATING SELECTION OF OPTIMIZED OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10197661
|
Filing Dt:
|
07/17/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
ELECTRONIC DEVICE SUBSTRATE ASSEMBLY WITH MULTILAYER IMPERMEABLE BARRIER AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10199287
|
Filing Dt:
|
07/18/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
SEMICONDUCTOR WAFER INCLUDING A LOW DIELECTRIC CONSTANT THERMOSETTING POLYMER FILM AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10199788
|
Filing Dt:
|
07/19/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
METHOD AND APPARATUS OF LOCAL WORD-LINE REDUNDANCY IN CAM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10200479
|
Filing Dt:
|
07/19/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
INTERPOSER CAPACITOR BUILT ON SILICON WAFER AND JOINED TO A CERAMIC SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10200822
|
Filing Dt:
|
07/22/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
CONTROL OF BURIED OXIDE IN SIMOX
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10205102
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
METHOD AND STRUCTURE FOR REPAIRING OR MODIFYING SURFACE CONNECTIONS ON CIRCUIT BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10205136
|
Filing Dt:
|
07/25/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD OF MAKING A CIRCUITIZED SUBSTRATE AND THE RESULTANT CIRCUITIZED SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10205143
|
Filing Dt:
|
07/24/2002
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
METHOD FOR MAKING MULTIPLE THRESHOLD VOLTAGE FET USING MULTIPLE WORK-FUNCTION GATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10205278
|
Filing Dt:
|
07/24/2002
|
Title:
|
LOW DIELECTRIC CONSTANT POLYMER AND MONOMERS USED IN THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10207352
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
ENHANCED T-GATE STRUCTURE FOR MODULATION DOPED FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10207366
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
MULTIPLE SUBARRAY DRAM HAVING A SINGLE SHARED SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10207509
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
APPARATUS FOR CLEANING FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10208564
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
METHOD AND SYSTEM FOR CONTROLLING AN ELECTRICAL PROPERTY OF A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10209141
|
Filing Dt:
|
07/31/2002
|
Title:
|
METHOD AND APPARATUS FOR SENSING A PROGRAMMING STATE OF FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10210173
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
METHOD FOR FORMING A POROUS DIELECTRIC MATERIAL LAYER IN A SEMICONDUCTOR DEVICE AND DEVICE FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10210631
|
Filing Dt:
|
07/30/2002
|
Title:
|
LOW IMPEDANCE POWER DISTRIBUTION STRUCTURE FOR A SEMICONDUCTOR CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10210632
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
METHOD OF FABRICATING A PATTERNED SOI EMBEDDED DRAM/EDRAM HAVING A VERTICAL DEVICE CELL AND DEVICE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10210637
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING INCREASED METAL SILICIDE PORTIONS AND METHOD OF FORMING THE SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10210753
|
Filing Dt:
|
07/31/2002
|
Title:
|
METHOD AND APPARATUS FOR SCHEDULING BASED ON STATE ESTIMATION UNCERTAINTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10212950
|
Filing Dt:
|
08/06/2002
|
Title:
|
PREVENTION OF COUNTERFEIT MARKINGS ON SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10213646
|
Filing Dt:
|
08/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD AND STRUCTURE FOR PRODUCING Z-AXIS INTERCONNECTION ASSEMBLY OF PRINTED WIRING BOARD ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10213882
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
METHODOLOGY AND APPARATUS USING REAL-TIME OPTICAL SIGNAL FOR WAFER-LEVEL DEVICE DIELECTRICAL RELIABILITY STUDIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10214510
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
TRIPLE OXIDE FILL FOR TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10214951
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
DISCRETE NANO-TEXTURED STRUCTURES IN BIOMOLECULAR ARRAYS, AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10215075
|
Filing Dt:
|
08/08/2002
|
Title:
|
PREVENTION OF PARAMETRIC OR FUNCTIONAL CHANGES TO SILICON SEMICONDUCTOR DEVICE PROPERTIES DURING X-RAY INSPECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10215171
|
Filing Dt:
|
08/08/2002
|
Title:
|
A method of manufacturing a silicide MOSFET architecture
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10217233
|
Filing Dt:
|
08/09/2002
|
Title:
|
INTEGRATED CIRCUIT PACKAGING WITH TAPERED STRIPLINES OF CONSTANT IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
10217822
|
Filing Dt:
|
08/12/2002
|
Title:
|
MULTI-STEP TRANSMISSION LINE FOR MULTILAYER PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
10218292
|
Filing Dt:
|
08/14/2002
|
Title:
|
INTERCONNECT STRUCTURES CONTAINING STRESS ADJUSTMENT CAP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10218352
|
Filing Dt:
|
08/14/2002
|
Title:
|
DIFFERENTIAL AMPLIFIER WITH INPUT GATE OXIDE BREAKDOWN AVOIDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10218532
|
Filing Dt:
|
08/13/2002
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE BY CALCIUM DOPING A COPPER SURFACE USING A CHEMICAL SOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10222248
|
Filing Dt:
|
08/16/2002
|
Title:
|
ETCH DAMAGE REPAIR WITH THERMAL ANNEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10225860
|
Filing Dt:
|
08/22/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
STRESS-RELIEVING HEATSINK STRUCTURE AND METHOD OF ATTACHMENT TO AN ELECTRONIC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10227382
|
Filing Dt:
|
08/26/2002
|
Title:
|
BOAT FOR CLEANING BALL GRID ARRAY PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10227404
|
Filing Dt:
|
08/23/2002
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
STRUCTURE AND METHOD OF FABRICATING EMBEDDED DRAM HAVING A VERTICAL DEVICE ARRAY AND A BORDERED BITLINE CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10227753
|
Filing Dt:
|
08/26/2002
|
Title:
|
METHOD AND APPARATUS FOR DATA STACKIFICATION FOR RUN-TO-RUN CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10227926
|
Filing Dt:
|
08/26/2002
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
EVANESCENT WAVE TUNNELING OPTICAL SWITCH AND NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10227995
|
Filing Dt:
|
08/26/2002
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
CONCURRENT FIN-FET AND THICK-BODY DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10228142
|
Filing Dt:
|
08/26/2002
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
DIRECT READ OF DRAM CELL USING HIGH TRANSFER RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10230714
|
Filing Dt:
|
08/29/2002
|
Title:
|
RETICLE DEFECT PRINTABILITY VERIFICATION BY RESIST LATENT IMAGE COMPARISON
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10230715
|
Filing Dt:
|
08/29/2002
|
Title:
|
METHOD AND APPARATUS FOR DETECTION OF A POWER MANAGEMENT STATE BASED ON A POWER CONTROL SIGNAL CONTROLLING MAIN POWER TO THE COMPUTER SYSTEM AND A POWER CONTROL SIGNAL CONTROLLING POWER TO SYSTEM MEMORY AND WAKING UP THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10231133
|
Filing Dt:
|
08/30/2002
|
Title:
|
BPSG, SA-CVD LINER/P-HDP GAP FILL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10231560
|
Filing Dt:
|
08/30/2002
|
Title:
|
THERMALLY CONDUCTIVE INTEGRATED CIRCUIT MOUNTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10231561
|
Filing Dt:
|
08/30/2002
|
Title:
|
METHOD AND APPARATUS FOR REDUCING SCHEDULING CONFLICTS FOR A RESOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
10231764
|
Filing Dt:
|
08/28/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
WIRELESS INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10231910
|
Filing Dt:
|
08/30/2002
|
Title:
|
PROCESS CONTROL BASED ON TOOL HEALTH DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
10232300
|
Filing Dt:
|
08/30/2002
|
Title:
|
USE OF ETHERNET FRAMES FOR EXCHANGING CONTROL AND STATUS INFORMATION WITHIN AN HPNA CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10234238
|
Filing Dt:
|
09/05/2002
|
Title:
|
NITROGEN OXIDE PLASMA TREATMENT FOR REDUCED NICKEL SILICIDE BRIDGING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10235008
|
Filing Dt:
|
09/03/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
LOW STRAIN CHIP REMOVAL APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10235147
|
Filing Dt:
|
09/05/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
METHOD TO CONTROL DEVICE THRESHOLD OF SOI MOSFET'S
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10235169
|
Filing Dt:
|
09/05/2002
|
Title:
|
POLYSILICON BACK-GATED SOI MOSFET FOR DYNAMIC THRESHOLD VOLTAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10235435
|
Filing Dt:
|
09/04/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
REDUNDANT CONFIGURABLE VCSEL LASER ARRAY OPTICAL LIGHT SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10237824
|
Filing Dt:
|
09/09/2002
|
Title:
|
PLANAR FINFET PATTERNING USING AMORPHOUS CARBON
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10238746
|
Filing Dt:
|
09/10/2002
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
METHOD OF FABRICATING INTEGRATED COIL INDUCTORS FOR IC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10241979
|
Filing Dt:
|
09/11/2002
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
DATA PROCESSING SYSTEM AND DATA PROCESSING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10241994
|
Filing Dt:
|
09/11/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
ELECTRONIC PACKAGE WITH THERMALLY-ENHANCED LID
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10242235
|
Filing Dt:
|
09/12/2002
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
METHOD AND SYSTEM FOR POWER NODE CURRENT WAVEFORM MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
10244204
|
Filing Dt:
|
09/16/2002
|
Title:
|
PREPARATION OF HIGH-K NITRIDE SILICATE LAYERS BY CYCLIC MOLECULAR LAYER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10245461
|
Filing Dt:
|
09/17/2002
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
USER CONFIGURABLE MULTIVARIATE TIME SERIES REDUCTION TOOL CONTROL METHOD
|
|