skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/22/2008
Application #:
11162471
Filing Dt:
09/12/2005
Publication #:
Pub Dt:
03/15/2007
Title:
INTEGRATION OF A MIM CAPACITOR WITH A PLATE FORMED IN A WELL REGION AND WITH A HIGH-K DIELECTRIC
2
Patent #:
Issue Dt:
06/05/2007
Application #:
11162472
Filing Dt:
09/12/2005
Publication #:
Pub Dt:
03/15/2007
Title:
SILICON-ON-INSULATOR (SOI) READ ONLY MEMORY (ROM) ARRAY AND METHOD OF MAKING A SOI ROM
3
Patent #:
Issue Dt:
07/01/2008
Application #:
11162513
Filing Dt:
09/13/2005
Publication #:
Pub Dt:
03/15/2007
Title:
EMBEDDED BARRIER FOR DIELECTRIC ENCAPSULATION
4
Patent #:
Issue Dt:
07/15/2008
Application #:
11162660
Filing Dt:
09/19/2005
Publication #:
Pub Dt:
03/22/2007
Title:
ASYMMETRICALLY STRESSED CMOS FINFET
5
Patent #:
Issue Dt:
06/26/2012
Application #:
11162661
Filing Dt:
09/19/2005
Publication #:
Pub Dt:
03/22/2007
Title:
PROCESS FOR SINGLE AND MULTIPLE LEVEL METAL-INSULATOR-METAL INTEGRATION WITH A SINGLE MASK
6
Patent #:
Issue Dt:
01/29/2008
Application #:
11162663
Filing Dt:
09/19/2005
Publication #:
Pub Dt:
03/22/2007
Title:
DENSE CHEVRON FINFET AND METHOD OF MANUFACTURING SAME
7
Patent #:
Issue Dt:
07/21/2009
Application #:
11162666
Filing Dt:
09/19/2005
Publication #:
Pub Dt:
03/22/2007
Title:
METHOD OF FORMING AN INTERCONNECT INCLUDING A DIELECTRIC CAP HAVING A TENSILE STRESS
8
Patent #:
Issue Dt:
06/19/2012
Application #:
11162765
Filing Dt:
09/22/2005
Publication #:
Pub Dt:
03/22/2007
Title:
MICROELECTRONIC SUBSTRATE HAVING REMOVABLE EDGE EXTENSION ELEMENT
9
Patent #:
Issue Dt:
10/09/2007
Application #:
11162766
Filing Dt:
09/22/2005
Publication #:
Pub Dt:
03/22/2007
Title:
LIKE INTEGRATED CIRCUIT DEVICES WITH DIFFERENT DEPTH
10
Patent #:
Issue Dt:
06/17/2008
Application #:
11162776
Filing Dt:
09/22/2005
Publication #:
Pub Dt:
03/22/2007
Title:
TRENCH METAL-INSULATOR-METAL (MIM) CAPACITORS AND METHOD OF FABRICATING SAME
11
Patent #:
Issue Dt:
10/20/2009
Application #:
11162780
Filing Dt:
09/22/2005
Publication #:
Pub Dt:
03/22/2007
Title:
HIGHLY MANUFACTURABLE SRAM CELLS IN SUBSTRATES WITH HYBRID CRYSTAL ORIENTATION
12
Patent #:
Issue Dt:
12/11/2007
Application #:
11162846
Filing Dt:
09/26/2005
Publication #:
Pub Dt:
03/29/2007
Title:
CIRCUIT DESIGN VERIFICATION USING CHECKPOINTING
13
Patent #:
Issue Dt:
02/22/2011
Application #:
11162847
Filing Dt:
09/26/2005
Publication #:
Pub Dt:
03/29/2007
Title:
CIRCUIT AND METHOD FOR CONTROLLING A STANDBY VOLTAGE LEVEL OF A MEMORY
14
Patent #:
Issue Dt:
04/10/2007
Application #:
11162953
Filing Dt:
09/29/2005
Publication #:
Pub Dt:
03/29/2007
Title:
STRESS ENGINEERING USING DUAL PAD NITRIDE WITH SELECTIVE SOI DEVICE ARCHITECTURE
15
Patent #:
Issue Dt:
10/16/2007
Application #:
11162997
Filing Dt:
09/30/2005
Publication #:
Pub Dt:
04/05/2007
Title:
FPGA POWERUP TO KNOWN FUNCTIONAL STATE
16
Patent #:
Issue Dt:
07/08/2008
Application #:
11163165
Filing Dt:
10/07/2005
Publication #:
Pub Dt:
04/12/2007
Title:
STRUCTURE AND METHOD FOR FORMING ASYMMETRICAL OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS
17
Patent #:
Issue Dt:
03/18/2008
Application #:
11163327
Filing Dt:
10/14/2005
Publication #:
Pub Dt:
04/19/2007
Title:
METHOD AND APPARATUS FOR POINT OF CARE OSMOLARITY TESTING
18
Patent #:
Issue Dt:
05/22/2007
Application #:
11163686
Filing Dt:
10/27/2005
Publication #:
Pub Dt:
05/03/2007
Title:
TRANSISTOR HAVING DIELECTRIC STRESSOR ELEMENTS FOR APPLYING IN-PLANE SHEAR STRESS
19
Patent #:
Issue Dt:
03/25/2008
Application #:
11163687
Filing Dt:
10/27/2005
Publication #:
Pub Dt:
05/03/2007
Title:
STRUCTURE AND METHOD OF FABRICATING FINFET WITH BURIED CHANNEL
20
Patent #:
Issue Dt:
06/10/2008
Application #:
11163696
Filing Dt:
10/27/2005
Publication #:
Pub Dt:
05/03/2007
Title:
TEST YIELD ESTIMATE FOR SEMICONDUCTOR PRODUCTS CREATED FROM A LIBRARY
21
Patent #:
Issue Dt:
10/23/2007
Application #:
11163800
Filing Dt:
10/31/2005
Publication #:
Pub Dt:
05/03/2007
Title:
SYSTEM AND METHOD FOR CAPACITIVE MIS-MATCH BIT-LINE SENSING
22
Patent #:
Issue Dt:
10/30/2007
Application #:
11163835
Filing Dt:
11/01/2005
Publication #:
Pub Dt:
05/24/2007
Title:
HOISTING APPARATUS
23
Patent #:
Issue Dt:
02/02/2010
Application #:
11163908
Filing Dt:
11/03/2005
Publication #:
Pub Dt:
05/03/2007
Title:
GATE ELECTRODE STRESS CONTROL FOR FINFET PERFORMANCE ENHANCEMENT
24
Patent #:
Issue Dt:
07/08/2008
Application #:
11163948
Filing Dt:
11/04/2005
Publication #:
Pub Dt:
05/24/2007
Title:
STRUCTURE AND METHOD FOR MONITORING STRESS-INDUCED DEGRADATION OF CONDUCTIVE INTERCONNECTS
25
Patent #:
Issue Dt:
02/26/2008
Application #:
11164070
Filing Dt:
11/09/2005
Publication #:
Pub Dt:
05/10/2007
Title:
ROTATED FIELD EFFECT TRANSISTORS AND METHOD OF MANUFACTURE
26
Patent #:
Issue Dt:
12/15/2009
Application #:
11164072
Filing Dt:
11/09/2005
Publication #:
Pub Dt:
05/10/2007
Title:
LIGHT SHIELD FOR CMOS IMAGER
27
Patent #:
Issue Dt:
02/17/2009
Application #:
11164109
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
05/10/2007
Title:
COMPLEMENTARY CARBON NANOTUBE TRIPLE GATE TECHNOLOGY
28
Patent #:
Issue Dt:
07/31/2007
Application #:
11164214
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
05/17/2007
Title:
SCHOTTKY BARRIER DIODE AND METHOD OF FORMING A SCHOTTKY BARRIER DIODE
29
Patent #:
Issue Dt:
02/05/2008
Application #:
11164216
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
05/17/2007
Title:
CORNER DOMINATED TRIGATE FIELD EFFECT TRANSISTOR
30
Patent #:
Issue Dt:
05/27/2008
Application #:
11164217
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
05/17/2007
Title:
SEMICONDUCTOR OPTICAL SENSORS
31
Patent #:
Issue Dt:
02/27/2007
Application #:
11164224
Filing Dt:
11/15/2005
Title:
METHOD AND STRUCTURE FOR ENHANCING BOTH NMOSFET AND PMOSFET PERFORMANCE WITH A STRESSED FILM
32
Patent #:
Issue Dt:
08/05/2008
Application #:
11164377
Filing Dt:
11/21/2005
Publication #:
Pub Dt:
05/24/2007
Title:
METHOD AND STRUCTURE FOR CHARGE DISSIPATION IN INTEGRATED CIRCUITS
33
Patent #:
Issue Dt:
02/02/2010
Application #:
11164378
Filing Dt:
11/21/2005
Publication #:
Pub Dt:
05/24/2007
Title:
STRUCTURE AND METHOD FOR MOSFET WITH REDUCED EXTENSION RESISTANCE
34
Patent #:
Issue Dt:
09/23/2008
Application #:
11164381
Filing Dt:
11/21/2005
Publication #:
Pub Dt:
05/24/2007
Title:
TRENCH MEMORY CELLS WITH BURIED ISOLATION COLLARS, AND METHODS OF FABRICATING SAME
35
Patent #:
Issue Dt:
07/12/2011
Application #:
11164417
Filing Dt:
11/22/2005
Publication #:
Pub Dt:
07/12/2007
Title:
METHOD AND APPARATUS FOR POST SILICIDE SPACER REMOVAL
36
Patent #:
Issue Dt:
04/07/2009
Application #:
11164513
Filing Dt:
11/28/2005
Publication #:
Pub Dt:
05/31/2007
Title:
VERTICAL SOI TRENCH SONOS CELL
37
Patent #:
Issue Dt:
10/19/2010
Application #:
11164651
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
05/31/2007
Title:
LOW-COST FEOL FOR ULTRA-LOW POWER, NEAR SUB-VTH DEVICE STRUCTURES
38
Patent #:
Issue Dt:
01/18/2011
Application #:
11164684
Filing Dt:
12/01/2005
Publication #:
Pub Dt:
06/07/2007
Title:
COMBINED STEPPER AND DEPOSITION TOOL
39
Patent #:
Issue Dt:
10/27/2009
Application #:
11164765
Filing Dt:
12/05/2005
Publication #:
Pub Dt:
09/07/2006
Title:
SUSPENDED TRANSMISSION LINE STRUCTURES IN BACK END OF LINE PROCESSING
40
Patent #:
Issue Dt:
05/06/2008
Application #:
11164792
Filing Dt:
12/06/2005
Publication #:
Pub Dt:
06/07/2007
Title:
Y-SHAPED CARBON NANOTUBES AS AFM PROBE FOR ANALYZING SUBSTRATES WITH ANGLED TOPOGRAPHY
41
Patent #:
Issue Dt:
04/10/2007
Application #:
11165330
Filing Dt:
06/24/2005
Title:
METHOD OF FORMING A MEMORY DEVICE HAVING IMPROVED ERASE SPEED
42
Patent #:
Issue Dt:
04/03/2007
Application #:
11167662
Filing Dt:
06/27/2005
Publication #:
Pub Dt:
10/27/2005
Title:
STRUCTURE FOR REPAIRING OR MODIFYING SURFACE CONNECTIONS ON CIRCUIT BOARDS
43
Patent #:
Issue Dt:
08/12/2008
Application #:
11168691
Filing Dt:
06/28/2005
Publication #:
Pub Dt:
12/28/2006
Title:
METHOD FOR POWER CONSUMPTION REDUCTION IN A LIMITED-SWITCH DYNAMIC LOGIC (LSDL) CIRCUIT
44
Patent #:
Issue Dt:
02/26/2008
Application #:
11168692
Filing Dt:
06/28/2005
Publication #:
Pub Dt:
12/28/2006
Title:
DUAL GATE TRANSISTOR KEEPER DYNAMIC LOGIC
45
Patent #:
Issue Dt:
01/15/2008
Application #:
11172473
Filing Dt:
06/30/2005
Publication #:
Pub Dt:
01/04/2007
Title:
NON-VOLATILE CONTENT ADDRESSABLE MEMORY USING PHASE-CHANGE-MATERIAL MEMORY ELEMENTS
46
Patent #:
Issue Dt:
09/02/2008
Application #:
11173038
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
01/04/2007
Title:
ELIMINATING METAL-RICH SILICIDES USING AN AMORPHOUS NI ALLOY SILICIDE STRUCTURE
47
Patent #:
Issue Dt:
08/28/2007
Application #:
11173257
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
02/01/2007
Title:
USE OF SUPERCRITICAL FLUID TO DRY WAFER AND CLEAN LENS IN IMMERSION LITHOGRAPHY
48
Patent #:
Issue Dt:
03/27/2012
Application #:
11173388
Filing Dt:
07/01/2005
Title:
CIRCUIT MODULE AND METHOD
49
Patent #:
Issue Dt:
06/13/2006
Application #:
11174400
Filing Dt:
07/01/2005
Title:
SRAM DEVICES UTILIZING TENSILE-STRESSED STRAIN FILMS AND METHODS FOR FABRICATING THE SAME
50
Patent #:
Issue Dt:
03/25/2008
Application #:
11174738
Filing Dt:
07/06/2005
Publication #:
Pub Dt:
12/01/2005
Title:
METHOD OF FORMING LATTICE-MATCHED STRUCTURE ON SILICON AND STRUCTURE FORMED THEREBY
51
Patent #:
Issue Dt:
08/09/2011
Application #:
11175582
Filing Dt:
07/06/2005
Publication #:
Pub Dt:
11/03/2005
Title:
METAL-OXIDE-SEMICONDUCTOR DEVICE STRUCTURES WITH TAILORED DOPANT DEPTH PROFILES
52
Patent #:
Issue Dt:
03/18/2008
Application #:
11176712
Filing Dt:
07/07/2005
Publication #:
Pub Dt:
11/24/2005
Title:
WIRING OPTIMIZATIONS FOR POWER
53
Patent #:
Issue Dt:
02/12/2008
Application #:
11177127
Filing Dt:
07/07/2005
Publication #:
Pub Dt:
01/11/2007
Title:
HARNESSING MACHINE LEARNING TO IMPROVE THE SUCCESS RATE OF STIMULI GENERATION
54
Patent #:
Issue Dt:
09/04/2007
Application #:
11179282
Filing Dt:
07/12/2005
Publication #:
Pub Dt:
12/01/2005
Title:
SEMICONDUCTOR SUBSTRATE LAYER CONFIGURED FOR INDUCEMENT OF COMPRESSIVE OR EXPANSIVE FORCE
55
Patent #:
Issue Dt:
09/04/2007
Application #:
11180416
Filing Dt:
07/13/2005
Publication #:
Pub Dt:
02/08/2007
Title:
METHOD FOR ENABLING SCAN OF DEFECTIVE RAM PRIOR TO REPAIR
56
Patent #:
Issue Dt:
05/20/2008
Application #:
11180740
Filing Dt:
07/13/2005
Publication #:
Pub Dt:
01/12/2006
Title:
METHODS FOR PLACEMENT WHICH MAINTAIN OPTIMIZED BEHAVIOR, WHILE IMPROVING WIREABILITY POTENTIAL
57
Patent #:
Issue Dt:
02/05/2008
Application #:
11180788
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
ANTIREFLECTIVE COMPOSITION AND PROCESS OF MAKING A LITHOGRAPHIC STRUCTURE
58
Patent #:
Issue Dt:
08/26/2008
Application #:
11181053
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
11/10/2005
Title:
SYSTEM AND METHOD FOR DYNAMICALLY EXECUTING A FUNCTION IN A PROGRAMMABLE LOGIC ARRAY
59
Patent #:
Issue Dt:
07/13/2010
Application #:
11181152
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
03/30/2006
Title:
LOW-IF MULTIPLE MODE TRANSMITTER FRONT END AND CORRESPONDING METHOD
60
Patent #:
Issue Dt:
09/16/2008
Application #:
11181707
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
SET/RESET LATCH WITH MINIMUM SINGLE EVENT UPSET
61
Patent #:
Issue Dt:
06/03/2008
Application #:
11181954
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
HIGH-DENSITY LOGIC TECHNIQUES WITH REDUCED-STACK MULTI-GATE FIELD EFFECT TRANSISTORS
62
Patent #:
Issue Dt:
05/27/2008
Application #:
11182445
Filing Dt:
07/15/2005
Publication #:
Pub Dt:
12/01/2005
Title:
FORMATION OF LOW RESISTANCE VIA CONTACTS IN INTERCONNECT STRUCTURES
63
Patent #:
Issue Dt:
10/30/2007
Application #:
11182558
Filing Dt:
07/15/2005
Publication #:
Pub Dt:
11/17/2005
Title:
OPTICAL DEVICES HAVING TRANSMISSION ENHANCED BY SURFACE PLASMON MODE RESONANCE, AND THEIR USE IN DATA RECORDING
64
Patent #:
Issue Dt:
07/29/2008
Application #:
11182681
Filing Dt:
07/16/2005
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD AND STRUCTURE TO PREVENT SILICIDE STRAPPING OF SOURCE/DRAIN TO BODY IN SEMICONDUCTOR DEVICES WITH SOURCE/DRAIN STRESSOR
65
Patent #:
Issue Dt:
10/28/2008
Application #:
11182682
Filing Dt:
07/16/2005
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD TO ENGINEER ETCH PROFILES IN SI SUBSTRATE FOR ADVANCED SEMICONDUCTOR DEVICES
66
Patent #:
Issue Dt:
06/03/2008
Application #:
11183647
Filing Dt:
07/18/2005
Publication #:
Pub Dt:
01/18/2007
Title:
METHOD AND STRUCTURE FOR REDUCTION OF SOFT ERROR RATES IN INTEGRATED CIRCUITS
67
Patent #:
Issue Dt:
12/23/2008
Application #:
11183773
Filing Dt:
07/19/2005
Publication #:
Pub Dt:
12/01/2005
Title:
REDUCED ELECTROMIGRATION AND STRESSED INDUCED MIGRATION OF COPPER WIRES BY SURFACE COATING
68
Patent #:
Issue Dt:
03/11/2008
Application #:
11184244
Filing Dt:
07/19/2005
Publication #:
Pub Dt:
01/25/2007
Title:
POWER GATING SCHEMES IN SOI CIRCUITS IN HYBRID SOI-EPITAXIAL CMOS STRUCTURES
69
Patent #:
Issue Dt:
04/08/2008
Application #:
11184702
Filing Dt:
07/19/2005
Publication #:
Pub Dt:
11/17/2005
Title:
DISCRETE NANO-TEXTURED STRUCTURES IN BIOMOLECULAR ARRAYS, AND METHOD OF USE
70
Patent #:
Issue Dt:
06/24/2014
Application #:
11189765
Filing Dt:
07/27/2005
Title:
System and method for reducing cross-coupling noise between charge storage elements in a semiconductor device
71
Patent #:
Issue Dt:
03/09/2010
Application #:
11190360
Filing Dt:
07/27/2005
Publication #:
Pub Dt:
08/23/2007
Title:
MATERIALS CONTAINING VOIDS WITH VOID SIZE CONTROLLED ON THE NANOMETER SCALE
72
Patent #:
Issue Dt:
12/09/2008
Application #:
11192153
Filing Dt:
07/28/2005
Title:
USING A SHUFFLE UNIT TO IMPLEMENT SHIFT OPERATIONS IN A PROCESSOR
73
Patent #:
Issue Dt:
12/22/2009
Application #:
11192259
Filing Dt:
07/28/2005
Publication #:
Pub Dt:
02/01/2007
Title:
VERIFIED COMPUTING ENVIRONMENT FOR PERSONAL INTERNET COMMUNICATOR
74
Patent #:
Issue Dt:
01/01/2008
Application #:
11192691
Filing Dt:
07/29/2005
Title:
AUTOMATED CONTROL THREAD DETERMINATION BASED UPON POST-PROCESS CONSIDERATION
75
Patent #:
Issue Dt:
12/22/2009
Application #:
11193660
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/01/2007
Title:
METHOD AND STRUCTURE FOR FORMING SLOT VIA BITLINE FOR MRAM DEVICES
76
Patent #:
Issue Dt:
02/26/2008
Application #:
11193711
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/01/2007
Title:
METHODOLOGY FOR LAYOUT-BASED MODULATION AND OPTIMIZATION OF NITRIDE LINER STRESS EFFECT IN COMPACT MODELS
77
Patent #:
Issue Dt:
10/13/2009
Application #:
11193868
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/01/2007
Title:
METHODS AND APPARATUS FOR CLOCK SYNCHRONIZATION AND DATA RECOVERY IN A RECEIVER
78
Patent #:
Issue Dt:
12/02/2008
Application #:
11193878
Filing Dt:
07/29/2005
Publication #:
Pub Dt:
02/01/2007
Title:
WRITE OPERATIONS FOR PHASE-CHANGE-MATERIAL MEMORY
79
Patent #:
Issue Dt:
04/13/2010
Application #:
11194233
Filing Dt:
08/01/2005
Title:
METHOD AND APPARATUS FOR MODIFYING PROCESS SELECTIVITIES BASED ON PROCESS STATE INFORMATION
80
Patent #:
Issue Dt:
11/04/2008
Application #:
11194843
Filing Dt:
08/01/2005
Title:
METHOD AND APPARATUS FOR DYNAMIC ADJUSTMENT OF A SAMPLING PLAN BASED ON WAFER ELECTRICAL TEST DATA
81
Patent #:
Issue Dt:
04/29/2008
Application #:
11195426
Filing Dt:
08/02/2005
Publication #:
Pub Dt:
02/08/2007
Title:
METHOD AND APPARATUS FOR THREE-DIMENSIONAL MEASUREMENTS
82
Patent #:
Issue Dt:
10/21/2008
Application #:
11195566
Filing Dt:
08/02/2005
Publication #:
Pub Dt:
06/22/2006
Title:
LOW REFRACTIVE INDEX POLYMERS AS UNDERLAYERS FOR SILICON-CONTAINING PHOTORESISTS
83
Patent #:
Issue Dt:
01/23/2007
Application #:
11196024
Filing Dt:
08/03/2005
Publication #:
Pub Dt:
06/29/2006
Title:
METHOD OF FORMING CONTACT PADS
84
Patent #:
Issue Dt:
01/19/2010
Application #:
11196073
Filing Dt:
08/03/2005
Title:
END OF LINE PERFORMANCE PREDICTION
85
Patent #:
Issue Dt:
03/08/2011
Application #:
11197046
Filing Dt:
08/03/2005
Publication #:
Pub Dt:
02/08/2007
Title:
METHODS FOR FABRICATING A STRESSED MOS DEVICE
86
Patent #:
Issue Dt:
08/05/2008
Application #:
11198466
Filing Dt:
08/05/2005
Publication #:
Pub Dt:
02/08/2007
Title:
AUTOMATED MIGRATION OF ANALOG AND MIXED-SIGNAL VLSI DESIGN
87
Patent #:
Issue Dt:
07/27/2010
Application #:
11199526
Filing Dt:
08/08/2005
Publication #:
Pub Dt:
08/03/2006
Title:
TECHNIQUE FOR ENHANCING PROCESS FLEXIBILITY DURING THE FORMATION OF VIAS AND TRENCHES IN LOW-K INTERLAYER DIELECTRICS
88
Patent #:
Issue Dt:
05/06/2008
Application #:
11200271
Filing Dt:
08/09/2005
Publication #:
Pub Dt:
04/20/2006
Title:
PLANAR SUBSTRATE DEVICES INTEGRATED WITH FINFETS AND METHOD OF MANUFACTURE
89
Patent #:
Issue Dt:
11/10/2009
Application #:
11201970
Filing Dt:
08/11/2005
Publication #:
Pub Dt:
08/03/2006
Title:
APPARATUS AND METHOD FOR REMOVING BUBBLES FROM A PROCESS LIQUID
90
Patent #:
Issue Dt:
02/12/2008
Application #:
11203944
Filing Dt:
08/15/2005
Publication #:
Pub Dt:
02/16/2006
Title:
WIRING STRUCTURE FOR INTEGRATED CIRCUIT WITH REDUCED INTRALEVEL CAPACITANCE
91
Patent #:
Issue Dt:
10/16/2007
Application #:
11203952
Filing Dt:
08/15/2005
Publication #:
Pub Dt:
02/23/2006
Title:
TEMPERATURE STABLE METAL NITRIDE GATE ELECTRODE
92
Patent #:
Issue Dt:
04/04/2006
Application #:
11205565
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/23/2006
Title:
LOW POWER MANAGER FOR STANDBY OPERATION OF A MEMORY SYSTEM
93
Patent #:
Issue Dt:
09/02/2008
Application #:
11205713
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/22/2007
Title:
METHOD AND APPARATUS FOR PROVIDING ERROR CORRECTION CAPABILITY TO LONGITUDINAL POSITION DATA
94
Patent #:
Issue Dt:
02/12/2008
Application #:
11205719
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
01/19/2006
Title:
METAL-INSULATOR-METAL CAPACITOR AND METHOD OF FABRICATING SAME
95
Patent #:
Issue Dt:
07/22/2008
Application #:
11207218
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
02/22/2007
Title:
ADOPTING FEATURE OF BURIED ELECTRICALLY CONDUCTIVE LAYER IN DIELECTRICS FOR ELECTRICAL ANTI-FUSE APPLICATION
96
Patent #:
Issue Dt:
04/15/2008
Application #:
11208359
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
02/09/2006
Title:
RELAXED, LOW-DEFECT SGOI FOR STRAINED SI CMOS APPLICATIONS
97
Patent #:
Issue Dt:
12/30/2008
Application #:
11208985
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
02/22/2007
Title:
HIGH PERFORMANCE MOSFET COMPRISING A STRESSED GATE METAL SILICIDE LAYER AND METHOD OF FABRICATING THE SAME
98
Patent #:
Issue Dt:
07/01/2008
Application #:
11209408
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
10/19/2006
Title:
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-MOBILITY FIELD-EFFECT TRANSISTOR
99
Patent #:
Issue Dt:
11/25/2008
Application #:
11209871
Filing Dt:
08/23/2005
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE
100
Patent #:
Issue Dt:
09/02/2008
Application #:
11211813
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
03/01/2007
Title:
PROGRAMMABLE RANDOM LOGIC ARRAYS USING PN ISOLATION
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/22/2024 03:40 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT