skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 14520
Page 43 of 146
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146
1
Patent #:
7826288
Issue Dt:
11/02/2010
Application #:
11684225
Filing Dt:
03/09/2007
Publication #:
US20080219069
Pub Dt:
09/11/2008
Title:
DEVICE THRESHOLD CALIBRATION THROUGH STATE DEPENDENT BURN-IN
2
Patent #:
7692954
Issue Dt:
04/06/2010
Application #:
11684655
Filing Dt:
03/12/2007
Publication #:
US20080225590
Pub Dt:
09/18/2008
Title:
APPARATUS AND METHOD FOR INTEGRATING NONVOLATILE MEMORY CAPABILITY WITHIN SRAM DEVICES
3
Patent #:
7786012
Issue Dt:
08/31/2010
Application #:
11684731
Filing Dt:
03/12/2007
Publication #:
US20080227299
Pub Dt:
09/18/2008
Title:
TAPERED EDGE EXPOSURE FOR REMOVAL OF MATERIAL FROM A SEMICONDUCTOR WAFER
4
Patent #:
8108714
Issue Dt:
01/31/2012
Application #:
11684775
Filing Dt:
03/12/2007
Publication #:
US20080229145
Pub Dt:
09/18/2008
Title:
METHOD AND SYSTEM FOR SOFT ERROR RECOVERY DURING PROCESSOR EXECUTION
5
Patent #:
7890901
Issue Dt:
02/15/2011
Application #:
11684899
Filing Dt:
03/12/2007
Publication #:
US20070226664
Pub Dt:
09/27/2007
Title:
METHOD AND SYSTEM FOR VERIFYING THE EQUIVALENCE OF DIGITAL CIRCUITS
6
Patent #:
7393751
Issue Dt:
07/01/2008
Application #:
11685457
Filing Dt:
03/13/2007
Title:
SEMICONDUCTOR STRUCTURE INCLUDING LAMINATED ISOLATION REGION
7
Patent #:
7875511
Issue Dt:
01/25/2011
Application #:
11685458
Filing Dt:
03/13/2007
Publication #:
US20080224218
Pub Dt:
09/18/2008
Title:
CMOS STRUCTURE INCLUDING DIFFERENTIAL CHANNEL STRESSING LAYER COMPOSITIONS
8
Patent #:
7820552
Issue Dt:
10/26/2010
Application #:
11685558
Filing Dt:
03/13/2007
Publication #:
US20080224238
Pub Dt:
09/18/2008
Title:
ADVANCED HIGH-K GATE STACK PATTERNING AND STRUCTURE CONTAINING A PATTERNED HIGH-K GATE STACK
9
Patent #:
7452758
Issue Dt:
11/18/2008
Application #:
11686013
Filing Dt:
03/14/2007
Publication #:
US20080224213
Pub Dt:
09/18/2008
Title:
PROCESS FOR MAKING FINFET DEVICE WITH BODY CONTACT AND BURIED OXIDE JUNCTION ISOLATION
10
Patent #:
7667969
Issue Dt:
02/23/2010
Application #:
11686972
Filing Dt:
03/16/2007
Publication #:
US20080225488
Pub Dt:
09/18/2008
Title:
PUMP STRUCTURES INTEGRAL TO A FLUID FILLED HEAT TRANSFER APPARATUS
11
Patent #:
7402857
Issue Dt:
07/22/2008
Application #:
11687000
Filing Dt:
03/16/2007
Publication #:
US20070164337
Pub Dt:
07/19/2007
Title:
FLIP FERAM CELL AND METHOD TO FORM SAME
12
Patent #:
7895487
Issue Dt:
02/22/2011
Application #:
11687003
Filing Dt:
03/16/2007
Publication #:
US20070168805
Pub Dt:
07/19/2007
Title:
SCAN CHAIN DIAGNOSTICS USING LOGIC PATHS
13
Patent #:
7879716
Issue Dt:
02/01/2011
Application #:
11687017
Filing Dt:
03/16/2007
Publication #:
US20070155164
Pub Dt:
07/05/2007
Title:
METAL SEED LAYER DEPOSITION
14
Patent #:
7709951
Issue Dt:
05/04/2010
Application #:
11687037
Filing Dt:
03/16/2007
Publication #:
US20080225484
Pub Dt:
09/18/2008
Title:
THERMAL PILLOW
15
Patent #:
7858269
Issue Dt:
12/28/2010
Application #:
11687230
Filing Dt:
03/16/2007
Publication #:
US20080226992
Pub Dt:
09/18/2008
Title:
STRUCTURE AND METHOD FOR SUB-RESOLUTION DUMMY CLEAR SHAPES FOR IMPROVED GATE DIMENSIONAL CONTROL
16
Patent #:
7719590
Issue Dt:
05/18/2010
Application #:
11687245
Filing Dt:
03/16/2007
Publication #:
US20080224186
Pub Dt:
09/18/2008
Title:
HIGH DYNAMIC RANGE IMAGING CELL WITH ELECTRONIC SHUTTER EXTENSIONS
17
Patent #:
8271253
Issue Dt:
09/18/2012
Application #:
11687427
Filing Dt:
03/16/2007
Publication #:
US20080228679
Pub Dt:
09/18/2008
Title:
SYMBOLIC DEPTH-FIRST SEARCHES USING CONTROL FLOW INFORMATION FOR IMPROVED REACHABILITY ANALYSIS
18
Patent #:
8297986
Issue Dt:
10/30/2012
Application #:
11687529
Filing Dt:
03/16/2007
Publication #:
US20080227310
Pub Dt:
09/18/2008
Title:
INTEGRATED CIRCUIT SOCKET
19
Patent #:
7323278
Issue Dt:
01/29/2008
Application #:
11687731
Filing Dt:
03/19/2007
Publication #:
US20070160920
Pub Dt:
07/12/2007
Title:
METHOD OF ADDING FABRICATION MONITORS TO INTEGRATED CIRCUIT CHIPS
20
Patent #:
7462563
Issue Dt:
12/09/2008
Application #:
11688280
Filing Dt:
03/20/2007
Publication #:
US20080026487
Pub Dt:
01/31/2008
Title:
METHOD OF FORMING AN ETCH INDICATOR LAYER FOR REDUCING ETCH NON-UNIFORMITIES
21
Patent #:
7528035
Issue Dt:
05/05/2009
Application #:
11688562
Filing Dt:
03/20/2007
Publication #:
US20080230822
Pub Dt:
09/25/2008
Title:
VERTICAL TRENCH MEMORY CELL WITH INSULATING RING
22
Patent #:
7569437
Issue Dt:
08/04/2009
Application #:
11688946
Filing Dt:
03/21/2007
Publication #:
US20080023692
Pub Dt:
01/31/2008
Title:
FORMATION OF TRANSISTOR HAVING A STRAINED CHANNEL REGION INCLUDING A PERFORMANCE ENHANCING MATERIAL COMPOSITION UTILIZING A MASK PATTERN
23
Patent #:
7499308
Issue Dt:
03/03/2009
Application #:
11689096
Filing Dt:
03/21/2007
Publication #:
US20080273393
Pub Dt:
11/06/2008
Title:
PROGRAMMABLE HEAVY-ION SENSING DEVICE FOR ACCELERATED DRAM SOFT ERROR DETECTION
24
Patent #:
7498208
Issue Dt:
03/03/2009
Application #:
11689549
Filing Dt:
03/22/2007
Publication #:
US20070184602
Pub Dt:
08/09/2007
Title:
CHEVRON CMOS TRIGATE STRUCTURE
25
Patent #:
7741722
Issue Dt:
06/22/2010
Application #:
11690181
Filing Dt:
03/23/2007
Publication #:
US20080274583
Pub Dt:
11/06/2008
Title:
THROUGH-WAFER VIAS
26
Patent #:
7892928
Issue Dt:
02/22/2011
Application #:
11690258
Filing Dt:
03/23/2007
Publication #:
US20080233691
Pub Dt:
09/25/2008
Title:
METHOD OF FORMING ASYMMETRIC SPACERS AND METHODS OF FABRICATING SEMICONDUCTOR DEVICE USING ASYMMETRIC SPACERS
27
Patent #:
7999160
Issue Dt:
08/16/2011
Application #:
11690295
Filing Dt:
03/23/2007
Publication #:
US20080233323
Pub Dt:
09/25/2008
Title:
ORIENTING, POSITIONING, AND FORMING NANOSCALE STRUCTURES
28
Patent #:
7877662
Issue Dt:
01/25/2011
Application #:
11690619
Filing Dt:
03/23/2007
Publication #:
US20080235556
Pub Dt:
09/25/2008
Title:
REVERSE CONCATENATION FOR PRODUCT CODES
29
Patent #:
7873894
Issue Dt:
01/18/2011
Application #:
11690635
Filing Dt:
03/23/2007
Publication #:
US20080235562
Pub Dt:
09/25/2008
Title:
REVERSE CONCATENATION FOR PRODUCT CODES
30
Patent #:
8338920
Issue Dt:
12/25/2012
Application #:
11690682
Filing Dt:
05/08/2007
Publication #:
US20080277769
Pub Dt:
11/13/2008
Title:
PACKAGE INTEGRATED SOFT MAGNETIC FILM FOR IMPROVEMENT IN ON-CHIP INDUCTOR PERFORMANCE
31
Patent #:
8587062
Issue Dt:
11/19/2013
Application #:
11690975
Filing Dt:
03/26/2007
Publication #:
US20080237708
Pub Dt:
10/02/2008
Title:
SILICON ON INSULATOR (SOI) FIELD EFFECT TRANSISTORS (FETS) WITH ADJACENT BODY CONTACTS
32
Patent #:
9460924
Issue Dt:
10/04/2016
Application #:
11691332
Filing Dt:
03/26/2007
Publication #:
US20080237803
Pub Dt:
10/02/2008
Title:
SEMICONDUCTOR DEVICE HAVING STRUCTURE WITH FRACTIONAL DIMENSION OF THE MINIMUM DIMENSION OF A LITHOGRAPHY SYSTEM
33
Patent #:
7504286
Issue Dt:
03/17/2009
Application #:
11692313
Filing Dt:
03/28/2007
Publication #:
US20080242009
Pub Dt:
10/02/2008
Title:
SEMICONDUCTOR MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
34
Patent #:
8013394
Issue Dt:
09/06/2011
Application #:
11692336
Filing Dt:
03/28/2007
Publication #:
US20080237800
Pub Dt:
10/02/2008
Title:
INTEGRATED CIRCUIT HAVING RESISTOR BETWEEN BEOL INTERCONNECT AND FEOL STRUCTURE AND RELATED METHOD
35
Patent #:
7528451
Issue Dt:
05/05/2009
Application #:
11692402
Filing Dt:
03/28/2007
Publication #:
US20080237749
Pub Dt:
10/02/2008
Title:
CMOS GATE CONDUCTOR HAVING CROSS-DIFFUSION BARRIER
36
Patent #:
7355245
Issue Dt:
04/08/2008
Application #:
11692453
Filing Dt:
03/28/2007
Publication #:
US20070170527
Pub Dt:
07/26/2007
Title:
STRUCTURE FOR REDUCING OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS
37
Patent #:
7630235
Issue Dt:
12/08/2009
Application #:
11692627
Filing Dt:
03/28/2007
Publication #:
US20080239803
Pub Dt:
10/02/2008
Title:
MEMORY CELLS, MEMORY DEVICES AND INTEGRATED CIRCUITS INCORPORATING THE SAME
38
Patent #:
8190391
Issue Dt:
05/29/2012
Application #:
11692989
Filing Dt:
03/29/2007
Publication #:
US20080244348
Pub Dt:
10/02/2008
Title:
DETERMINING DIE PERFORMANCE BY INCORPORATING NEIGHBORING DIE PERFORMANCE METRICS
39
Patent #:
8055988
Issue Dt:
11/08/2011
Application #:
11694025
Filing Dt:
03/30/2007
Publication #:
US20080244370
Pub Dt:
10/02/2008
Title:
MULTI-BIT MEMORY ERROR DETECTION AND CORRECTION SYSTEM AND METHOD
40
Patent #:
7435652
Issue Dt:
10/14/2008
Application #:
11694104
Filing Dt:
03/30/2007
Publication #:
US20080242070
Pub Dt:
10/02/2008
Title:
INTEGRATION SCHEMES FOR FABRICATING POLYSILICON GATE MOSFET AND HIGH-K DIELECTRIC METAL GATE MOSFET
41
Patent #:
8695089
Issue Dt:
04/08/2014
Application #:
11694388
Filing Dt:
03/30/2007
Publication #:
US20080244739
Pub Dt:
10/02/2008
Title:
METHOD AND SYSTEM FOR RESILIENT PACKET TRACEBACK IN WIRELESS MESH AND SENSOR NETWORKS
42
Patent #:
7865346
Issue Dt:
01/04/2011
Application #:
11694940
Filing Dt:
03/30/2007
Publication #:
US20080243462
Pub Dt:
10/02/2008
Title:
INSTRUCTION ENCODING IN A HARDWARE SIMULATION ACCELERATOR
43
Patent #:
7955962
Issue Dt:
06/07/2011
Application #:
11695657
Filing Dt:
04/03/2007
Publication #:
US20080026492
Pub Dt:
01/31/2008
Title:
METHOD OF REDUCING CONTAMINATION BY PROVIDING A REMOVABLE POLYMER PROTECTION FILM DURING MICROSTRUCTURE PROCESSING
44
Patent #:
7696565
Issue Dt:
04/13/2010
Application #:
11696331
Filing Dt:
04/04/2007
Publication #:
US20070202659
Pub Dt:
08/30/2007
Title:
FINFET BODY CONTACT STRUCTURE
45
Patent #:
8011563
Issue Dt:
09/06/2011
Application #:
11696753
Filing Dt:
04/05/2007
Publication #:
US20080245847
Pub Dt:
10/09/2008
Title:
COMPLIANT MOLD FILL HEAD WITH INTEGRATED CAVITY VENTING AND SOLDER COOLING
46
Patent #:
7336553
Issue Dt:
02/26/2008
Application #:
11697036
Filing Dt:
04/05/2007
Publication #:
US20070183238
Pub Dt:
08/09/2007
Title:
ENHANCED SENSING IN A HIERARCHICAL MEMORY ARCHITECTURE
47
Patent #:
7799682
Issue Dt:
09/21/2010
Application #:
11697890
Filing Dt:
04/09/2007
Publication #:
US20080054371
Pub Dt:
03/06/2008
Title:
TRANSISTOR HAVING A LOCALLY PROVIDED METAL SILICIDE REGION IN CONTACT AREAS AND A METHOD OF FORMING THE TRANSISTOR
48
Patent #:
7875408
Issue Dt:
01/25/2011
Application #:
11698182
Filing Dt:
01/25/2007
Publication #:
US20080182178
Pub Dt:
07/31/2008
Title:
BLEACHABLE MATERIALS FOR LITHOGRAPHY
49
Patent #:
7602021
Issue Dt:
10/13/2009
Application #:
11701377
Filing Dt:
02/02/2007
Publication #:
US20070132039
Pub Dt:
06/14/2007
Title:
METHOD AND STRUCTURE FOR STRAINED FINFET DEVICES
50
Patent #:
7323382
Issue Dt:
01/29/2008
Application #:
11707060
Filing Dt:
02/16/2007
Publication #:
US20070204447
Pub Dt:
09/06/2007
Title:
INTRALEVEL DECOUPLING CAPACITOR, METHOD OF MANUFACTURE AND TESTING CIRCUIT OF THE SAME
51
Patent #:
8792161
Issue Dt:
07/29/2014
Application #:
11709718
Filing Dt:
02/21/2007
Publication #:
US20080198453
Pub Dt:
08/21/2008
Title:
Optical polarizer with nanotube array
52
Patent #:
7702888
Issue Dt:
04/20/2010
Application #:
11711925
Filing Dt:
02/28/2007
Publication #:
US20080209173
Pub Dt:
08/28/2008
Title:
BRANCH PREDICTOR DIRECTED PREFETCH
53
Patent #:
7488642
Issue Dt:
02/10/2009
Application #:
11715751
Filing Dt:
03/08/2007
Publication #:
US20070164397
Pub Dt:
07/19/2007
Title:
PROCESS FOR FORMING A BURIED PLATE
54
Patent #:
7663127
Issue Dt:
02/16/2010
Application #:
11717518
Filing Dt:
03/13/2007
Publication #:
US20080225245
Pub Dt:
09/18/2008
Title:
EUV DEBRIS MITIGATION FILTER AND METHOD FOR FABRICATING SEMICONDUCTOR DIES USING SAME
55
Patent #:
8054095
Issue Dt:
11/08/2011
Application #:
11718283
Filing Dt:
04/30/2007
Publication #:
US20080094085
Pub Dt:
04/24/2008
Title:
METALIZED ELASTOMERIC PROBE STRUCTURE
56
Patent #:
8586269
Issue Dt:
11/19/2013
Application #:
11726433
Filing Dt:
03/22/2007
Publication #:
US20080233494
Pub Dt:
09/25/2008
Title:
Method for forming a high resolution resist pattern on a semiconductor wafer
57
Patent #:
8198611
Issue Dt:
06/12/2012
Application #:
11732340
Filing Dt:
04/02/2007
Publication #:
US20080239269
Pub Dt:
10/02/2008
Title:
LASER BEAM FORMATTING MODULE AND METHOD FOR FABRICATING SEMICONDUCTOR DIES USING SAME
58
Patent #:
7814448
Issue Dt:
10/12/2010
Application #:
11733058
Filing Dt:
04/09/2007
Publication #:
US20080250370
Pub Dt:
10/09/2008
Title:
REPRESENTING AND PROPAGATING A VARIATIONAL VOLTAGE WAVEFORM IN STATISTICAL STATIC TIMING ANALYSIS OF DIGITAL CIRCUITS
59
Patent #:
7421160
Issue Dt:
09/02/2008
Application #:
11733406
Filing Dt:
04/10/2007
Title:
COUPLING ELEMENT ALIGNMENT USING WAVEGUIDE FIDUCIALS
60
Patent #:
7579616
Issue Dt:
08/25/2009
Application #:
11733523
Filing Dt:
04/10/2007
Publication #:
US20080251778
Pub Dt:
10/16/2008
Title:
FOUR-TERMINAL PROGRAMMABLE VIA-CONTAINING STRUCTURE AND METHOD OF FABRICATING SAME
61
Patent #:
7659166
Issue Dt:
02/09/2010
Application #:
11733935
Filing Dt:
04/11/2007
Publication #:
US20080254607
Pub Dt:
10/16/2008
Title:
INTEGRATION APPROACH TO FORM THE CORE FLOATING GATE FOR FLASH MEMORY USING AN AMORPHOUS CARBON HARD MASK AND ARF LITHOGRAPHY
62
Patent #:
7547610
Issue Dt:
06/16/2009
Application #:
11734320
Filing Dt:
04/12/2007
Publication #:
US20080079085
Pub Dt:
04/03/2008
Title:
A METHOD OF MAKING A SEMICONDUCTOR DEVICE COMPRISING ISOLATION TRENCHES INDUCING DIFFERENT TYPES OF STRAIN
63
Patent #:
9300284
Issue Dt:
03/29/2016
Application #:
11734634
Filing Dt:
04/12/2007
Publication #:
US20080252357
Pub Dt:
10/16/2008
Title:
DEVICE SELECT SYSTEM FOR MULTI-DEVICE ELECTRONIC SYSTEM
64
Patent #:
7435653
Issue Dt:
10/14/2008
Application #:
11735075
Filing Dt:
04/13/2007
Publication #:
US20070184588
Pub Dt:
08/09/2007
Title:
METHODS FOR FORMING A WRAP-AROUND GATE FIELD EFFECT TRANSISTOR
65
Patent #:
8296719
Issue Dt:
10/23/2012
Application #:
11735152
Filing Dt:
04/13/2007
Publication #:
US20080255693
Pub Dt:
10/16/2008
Title:
SOFTWARE FACTORY READINESS REVIEW
66
Patent #:
7888786
Issue Dt:
02/15/2011
Application #:
11735155
Filing Dt:
04/13/2007
Publication #:
US20070210446
Pub Dt:
09/13/2007
Title:
ELECTRONIC MODULE COMPRISING MEMORY AND INTEGRATED CIRCUIT PROCESSOR CHIPS FORMED ON A MICROCHANNEL COOLING DEVICE
67
Patent #:
8280713
Issue Dt:
10/02/2012
Application #:
11735510
Filing Dt:
04/16/2007
Publication #:
US20080255822
Pub Dt:
10/16/2008
Title:
AUTOMATIC GENERATION OF TEST SUITE FOR PROCESSOR ARCHITECTURE COMPLIANCE
68
Patent #:
9033638
Issue Dt:
05/19/2015
Application #:
11736188
Filing Dt:
04/17/2007
Publication #:
US20080260504
Pub Dt:
10/23/2008
Title:
OHT ACCESSIBLE HIGH DENSITY STOCKER AND METHOD
69
Patent #:
8377810
Issue Dt:
02/19/2013
Application #:
11736599
Filing Dt:
04/18/2007
Publication #:
US20070184594
Pub Dt:
08/09/2007
Title:
SCHOTTKY BARRIER DIODE AND METHOD OF FORMING A SCHOTTKY BARRIER DIODE
70
Patent #:
7556996
Issue Dt:
07/07/2009
Application #:
11736622
Filing Dt:
04/18/2007
Publication #:
US20080079039
Pub Dt:
04/03/2008
Title:
FIELD EFFECT TRANSISTOR COMPRISING A STRESSED CHANNEL REGION AND METHOD OF FORMING THE SAME
71
Patent #:
7808028
Issue Dt:
10/05/2010
Application #:
11736796
Filing Dt:
04/18/2007
Publication #:
US20080258268
Pub Dt:
10/23/2008
Title:
TRENCH STRUCTURE AND METHOD OF FORMING THE TRENCH STRUCTURE
72
Patent #:
7937604
Issue Dt:
05/03/2011
Application #:
11737289
Filing Dt:
04/19/2007
Publication #:
US20080263488
Pub Dt:
10/23/2008
Title:
METHOD FOR GENERATING A SKEW SCHEDULE FOR A CLOCK DISTRIBUTION NETWORK CONTAINING GATING ELEMENTS
73
Patent #:
8808453
Issue Dt:
08/19/2014
Application #:
11737447
Filing Dt:
04/19/2007
Publication #:
US20120125260
Pub Dt:
05/24/2012
Title:
SYSTEM FOR ABATING THE SIMULTANEOUS FLOW OF SILANE AND ARSINE
74
Patent #:
8027083
Issue Dt:
09/27/2011
Application #:
11737879
Filing Dt:
04/20/2007
Publication #:
US20080259443
Pub Dt:
10/23/2008
Title:
CONTACT MICROSCOPE USING POINT SOURCE ILLUMINATION
75
Patent #:
8372744
Issue Dt:
02/12/2013
Application #:
11737926
Filing Dt:
04/20/2007
Publication #:
US20080261066
Pub Dt:
10/23/2008
Title:
FABRICATING A CONTACT RHODIUM STRUCTURE BY ELECTROPLATING AND ELECTROPLATING COMPOSITION
76
Patent #:
8901685
Issue Dt:
12/02/2014
Application #:
11738032
Filing Dt:
04/20/2007
Publication #:
US20070224454
Pub Dt:
09/27/2007
Title:
MAGNETIC MATERIALS HAVING SUPERPARAMAGNETIC PARTICLES
77
Patent #:
7870417
Issue Dt:
01/11/2011
Application #:
11738142
Filing Dt:
04/20/2007
Publication #:
US20080263255
Pub Dt:
10/23/2008
Title:
APPARATUS, SYSTEM, AND METHOD FOR ADAPTER CARD FAILOVER
78
Patent #:
7897480
Issue Dt:
03/01/2011
Application #:
11738837
Filing Dt:
04/23/2007
Publication #:
US20080261055
Pub Dt:
10/23/2008
Title:
PREPARATION OF HIGH QUALITY STRAINED-SEMICONDUCTOR DIRECTLY-ON-INSULATOR SUBSTRATES
79
Patent #:
7405940
Issue Dt:
07/29/2008
Application #:
11739773
Filing Dt:
04/25/2007
Title:
PISTON RESET APPARATUS FOR A MULTICHIP MODULE AND METHOD FOR RESETTING PISTONS IN THE SAME
80
Patent #:
7354805
Issue Dt:
04/08/2008
Application #:
11739979
Filing Dt:
04/25/2007
Publication #:
US20070190697
Pub Dt:
08/16/2007
Title:
METHOD OF MAKING ELECTRICALLY PROGRAMMABLE FUSE FOR SILICON-ON-INSULATOR (SOI) TECHNOLOGY
81
Patent #:
7763505
Issue Dt:
07/27/2010
Application #:
11740072
Filing Dt:
04/25/2007
Publication #:
US20080081403
Pub Dt:
04/03/2008
Title:
METHOD FOR REDUCING CRYSTAL DEFECTS IN TRANSISTORS WITH RE-GROWN SHALLOW JUNCTIONS BY APPROPRIATELY SELECTING CRYSTALLINE ORIENTATIONS
82
Patent #:
7937618
Issue Dt:
05/03/2011
Application #:
11740556
Filing Dt:
04/26/2007
Publication #:
US20080270838
Pub Dt:
10/30/2008
Title:
DISTRIBUTED, FAULT-TOLERANT AND HIGHLY AVAILABLE COMPUTING SYSTEM
83
Patent #:
8025812
Issue Dt:
09/27/2011
Application #:
11741017
Filing Dt:
04/27/2007
Publication #:
US20080264898
Pub Dt:
10/30/2008
Title:
SELECTIVE ETCH OF TIW FOR CAPTURE PAD FORMATION
84
Patent #:
7446004
Issue Dt:
11/04/2008
Application #:
11741034
Filing Dt:
04/27/2007
Publication #:
US20070254443
Pub Dt:
11/01/2007
Title:
METHOD FOR REDUCING OVERLAP CAPACITANCE IN FIELD EFFECT TRANSISTORS
85
Patent #:
7898061
Issue Dt:
03/01/2011
Application #:
11741436
Filing Dt:
04/27/2007
Publication #:
US20070200201
Pub Dt:
08/30/2007
Title:
STRUCTURE FOR PERFORMANCE IMPROVEMENT IN VERTICAL BIPOLAR TRANSISTORS
86
Patent #:
7312134
Issue Dt:
12/25/2007
Application #:
11741441
Filing Dt:
04/27/2007
Publication #:
US20070202639
Pub Dt:
08/30/2007
Title:
DUAL STRESSED SOI SUBSTRATES
87
Patent #:
7937250
Issue Dt:
05/03/2011
Application #:
11741555
Filing Dt:
04/27/2007
Publication #:
US20080270087
Pub Dt:
10/30/2008
Title:
METHOD AND SYSTEM FOR ADDRESSING NON-FUNCTIONAL CONCERNS
88
Patent #:
7657864
Issue Dt:
02/02/2010
Application #:
11741845
Filing Dt:
04/30/2007
Publication #:
US20070209030
Pub Dt:
09/06/2007
Title:
SYSTEM AND METHOD FOR INTEGRATED CIRCUIT DEVICE DESIGN AND MANUFACTURE USING OPTICAL RULE CHECKING TO SCREEN RESOLUTION ENHANCEMENT TECHNIQUES
89
Patent #:
8115251
Issue Dt:
02/14/2012
Application #:
11741898
Filing Dt:
04/30/2007
Publication #:
US20080268588
Pub Dt:
10/30/2008
Title:
RECESSED GATE CHANNEL WITH LOW VT CORNER
90
Patent #:
7730346
Issue Dt:
06/01/2010
Application #:
11742029
Filing Dt:
04/30/2007
Publication #:
US20080270824
Pub Dt:
10/30/2008
Title:
PARALLEL INSTRUCTION PROCESSING AND OPERAND INTEGRITY VERIFICATION
91
Patent #:
7835564
Issue Dt:
11/16/2010
Application #:
11742095
Filing Dt:
04/30/2007
Publication #:
US20080270081
Pub Dt:
10/30/2008
Title:
NON-DESTRUCTIVE, BELOW-SURFACE DEFECT RENDERING USING IMAGE INTENSITY ANALYSIS
92
Patent #:
7945433
Issue Dt:
05/17/2011
Application #:
11742100
Filing Dt:
04/30/2007
Publication #:
US20080270748
Pub Dt:
10/30/2008
Title:
HARDWARE SIMULATION ACCELERATOR DESIGN AND METHOD THAT EXPLOITS A PARALLEL STRUCTURE OF USER MODELS TO SUPPORT A LARGER USER MODEL SIZE
93
Patent #:
7390730
Issue Dt:
06/24/2008
Application #:
11742147
Filing Dt:
04/30/2007
Publication #:
US20070202637
Pub Dt:
08/30/2007
Title:
METHOD OF FABRICATING A BODY CAPACITOR FOR SOI MEMORY
94
Patent #:
7898076
Issue Dt:
03/01/2011
Application #:
11742161
Filing Dt:
04/30/2007
Publication #:
US20080265404
Pub Dt:
10/30/2008
Title:
STRUCTURE AND METHODS OF PROCESSING FOR SOLDER THERMAL INTERFACE MATERIALS FOR CHIP COOLING
95
Patent #:
7446025
Issue Dt:
11/04/2008
Application #:
11742180
Filing Dt:
04/30/2007
Publication #:
US20070202674
Pub Dt:
08/30/2007
Title:
METHOD OF FORMING VERTICAL FET WITH NANOWIRE CHANNELS AND A SILICIDED BOTTOM CONTACT
96
Patent #:
8140301
Issue Dt:
03/20/2012
Application #:
11742227
Filing Dt:
04/30/2007
Publication #:
US20080270088
Pub Dt:
10/30/2008
Title:
METHOD AND SYSTEM FOR CAUSAL MODELING AND OUTLIER DETECTION
97
Patent #:
8081280
Issue Dt:
12/20/2011
Application #:
11742474
Filing Dt:
04/30/2007
Publication #:
US20080266502
Pub Dt:
10/30/2008
Title:
METHOD OF PRODUCING UV STABLE LIQUID CRYSTAL ALIGNMENT
98
Patent #:
7750711
Issue Dt:
07/06/2010
Application #:
11742860
Filing Dt:
05/01/2007
Publication #:
US20080273528
Pub Dt:
11/06/2008
Title:
PHASE SELECT CIRCUIT WITH REDUCED HYSTERESIS EFFECT
99
Patent #:
7550396
Issue Dt:
06/23/2009
Application #:
11742878
Filing Dt:
05/01/2007
Publication #:
US20080081480
Pub Dt:
04/03/2008
Title:
METHOD FOR REDUCING RESIST POISONING DURING PATTERNING OF SILICON NITRIDE LAYERS IN A SEMICONDUCTOR DEVICE
100
Patent #:
7408800
Issue Dt:
08/05/2008
Application #:
11743686
Filing Dt:
05/03/2007
Title:
APPARATUS AND METHOD FOR IMPROVED SRAM DEVICE PERFORMANCE THROUGH DOUBLE GATE TOPOLOGY
Assignor
1
WILMINGTON TRUST, NATIONAL ASSOCIATION
Exec Dt:
11/17/2020
Assignee
1
GLOBALFOUNDRIES INC.
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/22/2024 08:22 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT