skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 14520
Page 48 of 146
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146
1
Patent #:
7823107
Issue Dt:
10/26/2010
Application #:
11875032
Filing Dt:
10/19/2007
Publication #:
US20090106724
Pub Dt:
04/23/2009
Title:
TRANSITION BALANCING FOR NOISE REDUCTION/DI/DT REDUCTION DURING DESIGN, SYNTHESIS, AND PHYSICAL DESIGN
2
Patent #:
7984409
Issue Dt:
07/19/2011
Application #:
11875193
Filing Dt:
10/19/2007
Publication #:
US20080120580
Pub Dt:
05/22/2008
Title:
DESIGN STRUCTURES INCORPORATING INTERCONNECT STRUCTURES WITH IMPROVED ELECTROMIGRATION RESISTANCE
3
Patent #:
8298435
Issue Dt:
10/30/2012
Application #:
11875227
Filing Dt:
10/19/2007
Publication #:
US20090101626
Pub Dt:
04/23/2009
Title:
SELECTIVE ETCHING BATH METHODS
4
Patent #:
8126581
Issue Dt:
02/28/2012
Application #:
11876035
Filing Dt:
10/22/2007
Publication #:
US20080051924
Pub Dt:
02/28/2008
Title:
IMPROVING DESIGN MANUFACTURING, AND TRANSPORTATION IN MASS MANUFACTURING THROUGH ANALYSIS OF DEFECT DATA
5
Patent #:
7492800
Issue Dt:
02/17/2009
Application #:
11876605
Filing Dt:
10/22/2007
Publication #:
US20080049799
Pub Dt:
02/28/2008
Title:
HIGH SPEED DATA CHANNEL INCLUDING A CMOS VCSEL DRIVER AND A HIGH PERFORMANCE PHOTODETECTOR AND CMOS PHOTORECEIVER
6
Patent #:
7915146
Issue Dt:
03/29/2011
Application #:
11877016
Filing Dt:
10/23/2007
Publication #:
US20090102019
Pub Dt:
04/23/2009
Title:
CONTROLLED DOPING OF SEMICONDUCTOR NANOWIRES
7
Patent #:
7389015
Issue Dt:
06/17/2008
Application #:
11877859
Filing Dt:
10/24/2007
Title:
MECHANICALLY DECOUPLED OPTO-MECHANICAL CONNECTOR FOR FLEXIBLE OPTICAL WAVEGUIDES EMBEDDED AND/OR ATTACHED TO A PRINTED CIRCUIT BOARD
8
Patent #:
7414436
Issue Dt:
08/19/2008
Application #:
11877898
Filing Dt:
10/24/2007
Title:
LIMITED SWITCH DYNAMIC LOGIC CELL BASED REGISTER
9
Patent #:
8008209
Issue Dt:
08/30/2011
Application #:
11877965
Filing Dt:
10/24/2007
Publication #:
US20090107956
Pub Dt:
04/30/2009
Title:
THERMAL GRADIENT CONTROL OF HIGH ASPECT RATIO ETCHING AND DEPOSITION PROCESSES
10
Patent #:
8309951
Issue Dt:
11/13/2012
Application #:
11879937
Filing Dt:
07/18/2007
Publication #:
US20090020754
Pub Dt:
01/22/2009
Title:
TEST STRUCTURE FOR DETERMINING GATE-TO-BODY TUNNELING CURRENT IN A FLOATING BODY FET
11
Patent #:
7790350
Issue Dt:
09/07/2010
Application #:
11882163
Filing Dt:
07/30/2007
Publication #:
US20090035668
Pub Dt:
02/05/2009
Title:
METHOD AND MATERIALS FOR PATTERNING A NEUTRAL SURFACE
12
Patent #:
7836359
Issue Dt:
11/16/2010
Application #:
11891165
Filing Dt:
08/09/2007
Publication #:
US20080209176
Pub Dt:
08/28/2008
Title:
TIME STAMPING TRANSACTIONS TO VALIDATE ATOMIC OPERATIONS IN MULTIPROCESSOR SYSTEMS
13
Patent #:
8467622
Issue Dt:
06/18/2013
Application #:
11907463
Filing Dt:
10/12/2007
Publication #:
US20080037646
Pub Dt:
02/14/2008
Title:
Method of determining motion vectors and a reference picture index for a current block in a picture to be decoded
14
Patent #:
7683833
Issue Dt:
03/23/2010
Application #:
11923152
Filing Dt:
10/24/2007
Publication #:
US20080180324
Pub Dt:
07/31/2008
Title:
PHASE SHIFTING AND COMBINING ARCHITECTURE FOR PHASED ARRAYS
15
Patent #:
7854368
Issue Dt:
12/21/2010
Application #:
11923413
Filing Dt:
10/24/2007
Publication #:
US20080035362
Pub Dt:
02/14/2008
Title:
METHOD AND STRUCTURE FOR CONTROLLED IMPEDANCE WIRE BONDS USING CO-DISPENSING OF DIELECTRIC SPACERS
16
Patent #:
7996799
Issue Dt:
08/09/2011
Application #:
11923663
Filing Dt:
12/03/2007
Publication #:
US20090144676
Pub Dt:
06/04/2009
Title:
DESIGN VERIFICATION TECHNIQUE
17
Patent #:
8187930
Issue Dt:
05/29/2012
Application #:
11923686
Filing Dt:
10/25/2007
Publication #:
US20080076212
Pub Dt:
03/27/2008
Title:
STRUCTURE AND LAYOUT OF A FET PRIME CELL
18
Patent #:
7668682
Issue Dt:
02/23/2010
Application #:
11923701
Filing Dt:
10/25/2007
Publication #:
US20090108863
Pub Dt:
04/30/2009
Title:
METHOD AND CIRCUIT FOR DETECTING AND COMPENSATING FOR A DEGRADATION OF A SEMICONDUCTOR DEVICE
19
Patent #:
9070791
Issue Dt:
06/30/2015
Application #:
11923864
Filing Dt:
10/25/2007
Publication #:
US20090108320
Pub Dt:
04/30/2009
Title:
TUNABLE CAPACITOR
20
Patent #:
7474134
Issue Dt:
01/06/2009
Application #:
11923900
Filing Dt:
10/25/2007
Publication #:
US20080048745
Pub Dt:
02/28/2008
Title:
RADIATION HARDENED PROGRAMMABLE PHASE FREQUENCY DIVIDER
21
Patent #:
7539376
Issue Dt:
05/26/2009
Application #:
11923956
Filing Dt:
10/25/2007
Publication #:
US20080124025
Pub Dt:
05/29/2008
Title:
OPTICALLY CONNECTABLE CIRCUIT BOARD WITH OPTICAL COMPONENT(S) MOUNTED THEREON
22
Patent #:
7462525
Issue Dt:
12/09/2008
Application #:
11924024
Filing Dt:
10/25/2007
Publication #:
US20080044966
Pub Dt:
02/21/2008
Title:
ENHANCEMENT OF ELECTRON AND HOLE MOBILITIES IN <110> SI UNDER BIAXIAL COMPRESSIVE STRAIN
23
Patent #:
7911008
Issue Dt:
03/22/2011
Application #:
11924059
Filing Dt:
10/25/2007
Publication #:
US20090108372
Pub Dt:
04/30/2009
Title:
SRAM CELL HAVING A RECTANGULAR COMBINED ACTIVE AREA FOR PLANAR PASS GATE AND PLANAR PULL-DOWN NFETS
24
Patent #:
7981755
Issue Dt:
07/19/2011
Application #:
11924073
Filing Dt:
10/25/2007
Publication #:
US20090111228
Pub Dt:
04/30/2009
Title:
SELF ALIGNED RING ELECTRODES
25
Patent #:
8060882
Issue Dt:
11/15/2011
Application #:
11924146
Filing Dt:
10/25/2007
Publication #:
US20080178181
Pub Dt:
07/24/2008
Title:
PROCESSING TASKS WITH FAILURE RECOVERY
26
Patent #:
7498235
Issue Dt:
03/03/2009
Application #:
11924207
Filing Dt:
10/25/2007
Publication #:
US20080050887
Pub Dt:
02/28/2008
Title:
METHOD FOR FABRICATING SIGE-ON-INSULATOR (SGOI) AND GE-ON-INSULATOR (GOI) SUBSTRATES
27
Patent #:
7659535
Issue Dt:
02/09/2010
Application #:
11924239
Filing Dt:
10/25/2007
Publication #:
US20080042125
Pub Dt:
02/21/2008
Title:
HIGH SPEED DATA CHANNEL INCLUDING A CMOS VCSEL DRIVER AND A HIGH PERFORMANCE PHOTODETECTOR AND CMOS PHOTORECEIVER
28
Patent #:
7496122
Issue Dt:
02/24/2009
Application #:
11924283
Filing Dt:
10/25/2007
Publication #:
US20080043792
Pub Dt:
02/21/2008
Title:
HIGH SPEED DATA CHANNEL INCLUDING A CMOS VCSEL DRIVER AND A HIGH PERFORMANCE PHOTODETECTOR AND CMOS PHOTORECEIVER
29
Patent #:
7829945
Issue Dt:
11/09/2010
Application #:
11924650
Filing Dt:
10/26/2007
Publication #:
US20090108347
Pub Dt:
04/30/2009
Title:
LATERAL DIFFUSION FIELD EFFECT TRANSISTOR WITH ASYMMETRIC GATE DIELECTRIC PROFILE
30
Patent #:
7935408
Issue Dt:
05/03/2011
Application #:
11924662
Filing Dt:
10/26/2007
Publication #:
US20090110881
Pub Dt:
04/30/2009
Title:
SUBSTRATE ANCHOR STRUCTURE AND METHOD
31
Patent #:
7994042
Issue Dt:
08/09/2011
Application #:
11924735
Filing Dt:
10/26/2007
Publication #:
US20090111257
Pub Dt:
04/30/2009
Title:
TECHNIQUES FOR IMPEDING REVERSE ENGINEERING
32
Patent #:
7595010
Issue Dt:
09/29/2009
Application #:
11924825
Filing Dt:
10/26/2007
Publication #:
US20080054228
Pub Dt:
03/06/2008
Title:
METHOD FOR PRODUCING A DOPED NITRIDE FILM, DOPED OXIDE FILM AND OTHER DOPED FILMS
33
Patent #:
7913193
Issue Dt:
03/22/2011
Application #:
11924935
Filing Dt:
10/26/2007
Publication #:
US20090109781
Pub Dt:
04/30/2009
Title:
DETERMINING RELATIVE AMOUNT OF USAGE OF DATA RETAINING DEVICE BASED ON POTENTIAL OF CHARGE STORING DEVICE
34
Patent #:
8329564
Issue Dt:
12/11/2012
Application #:
11925069
Filing Dt:
10/26/2007
Publication #:
US20090108350
Pub Dt:
04/30/2009
Title:
METHOD FOR FABRICATING SUPER-STEEP RETROGRADE WELL MOSFET ON SOI OR BULK SILICON SUBSTRATE, AND DEVICE FABRICATED IN ACCORDANCE WITH THE METHOD
35
Patent #:
7838963
Issue Dt:
11/23/2010
Application #:
11925164
Filing Dt:
10/26/2007
Publication #:
US20090108396
Pub Dt:
04/30/2009
Title:
ELECTRICAL FUSE HAVING A FULLY SILICIDED FUSELINK AND ENHANCED FLUX DIVERGENCE
36
Patent #:
7790495
Issue Dt:
09/07/2010
Application #:
11925170
Filing Dt:
10/26/2007
Publication #:
US20090108384
Pub Dt:
04/30/2009
Title:
OPTOELECTRONIC DEVICE WITH GERMANIUM PHOTODETECTOR
37
Patent #:
7904840
Issue Dt:
03/08/2011
Application #:
11925238
Filing Dt:
10/26/2007
Publication #:
US20080046854
Pub Dt:
02/21/2008
Title:
METHOD AND SYSTEM TO REDISTRIBUTE WHITE SPACE FOR MINIMIZING WIRE LENGTH
38
Patent #:
7856575
Issue Dt:
12/21/2010
Application #:
11925425
Filing Dt:
10/26/2007
Publication #:
US20090113248
Pub Dt:
04/30/2009
Title:
COLLABORATIVE TROUBLESHOOTING COMPUTER SYSTEMS USING FAULT TREE ANALYSIS
39
Patent #:
7383475
Issue Dt:
06/03/2008
Application #:
11926297
Filing Dt:
10/29/2007
Title:
DESIGN STRUCTURE FOR MEMORY ARRAY REPAIR WHERE REPAIR LOGIC CANNOT OPERATE AT SAME OPERATING CONDITION AS ARRAY
40
Patent #:
8035126
Issue Dt:
10/11/2011
Application #:
11926399
Filing Dt:
10/29/2007
Publication #:
US20090108287
Pub Dt:
04/30/2009
Title:
ONE-TRANSISTOR STATIC RANDOM ACCESS MEMORY WITH INTEGRATED VERTICAL PNPN DEVICE
41
Patent #:
7820502
Issue Dt:
10/26/2010
Application #:
11926627
Filing Dt:
10/29/2007
Publication #:
US20080044954
Pub Dt:
02/21/2008
Title:
METHODS OF FABRICATING VERTICAL CARBON NANOTUBE FIELD EFFECT TRANSISTORS FOR ARRANGEMENT IN ARRAYS AND FIELD EFFECT TRANSISTORS AND ARRAYS FORMED THEREBY
42
Patent #:
8502283
Issue Dt:
08/06/2013
Application #:
11926655
Filing Dt:
10/29/2007
Publication #:
US20080054316
Pub Dt:
03/06/2008
Title:
STRAINED FULLY DEPLETED SILICON ON INSULATOR SEMICONDUCTOR DEVICE
43
Patent #:
7691720
Issue Dt:
04/06/2010
Application #:
11926661
Filing Dt:
10/29/2007
Publication #:
US20080227264
Pub Dt:
09/18/2008
Title:
VERTICAL NANOTUBE SEMICONDUCTOR DEVICE STRUCTURES AND METHODS OF FORMING THE SAME
44
Patent #:
7828986
Issue Dt:
11/09/2010
Application #:
11926722
Filing Dt:
10/29/2007
Publication #:
US20090107950
Pub Dt:
04/30/2009
Title:
FORMING SURFACE FEATURES USING SELF-ASSEMBLING MASKS
45
Patent #:
7507989
Issue Dt:
03/24/2009
Application #:
11927006
Filing Dt:
10/29/2007
Publication #:
US20080042166
Pub Dt:
02/21/2008
Title:
STRAINED SI MOSFET ON TENSILE-STRAINED SIGE-ON-INSULATOR (SGOI)
46
Patent #:
8283623
Issue Dt:
10/09/2012
Application #:
11927073
Filing Dt:
10/29/2007
Publication #:
US20090112954
Pub Dt:
04/30/2009
Title:
A ROBUST SPECTRAL ANALYZER FOR ONE-DIMENSIONAL AND MULTI-DIMENSIONAL DATA ANALYSIS
47
Patent #:
8347244
Issue Dt:
01/01/2013
Application #:
11927720
Filing Dt:
12/11/2007
Publication #:
US20090150848
Pub Dt:
06/11/2009
Title:
TOPOLOGIES AND METHODOLOGIES FOR AMS INTEGRATED CIRCUIT DESIGN
48
Patent #:
7939930
Issue Dt:
05/10/2011
Application #:
11928070
Filing Dt:
10/30/2007
Publication #:
US20080054308
Pub Dt:
03/06/2008
Title:
CROSSTALK REDUCTION IN ELECTRICAL INTERCONNECTS USING DIFFERENTIAL SIGNALING
49
Patent #:
7611931
Issue Dt:
11/03/2009
Application #:
11928135
Filing Dt:
10/30/2007
Publication #:
US20080050873
Pub Dt:
02/28/2008
Title:
SEMICONDUCTOR STRUCTURES WITH BODY CONTACTS AND FABRICATION METHODS THEREOF
50
Patent #:
7391232
Issue Dt:
06/24/2008
Application #:
11928205
Filing Dt:
10/30/2007
Title:
METHOD AND APPARATUS FOR EXTENDING LIFETIME RELIABILITY OF DIGITAL LOGIC DEVICES THROUGH REVERSAL OF AGING MECHANISMS
51
Patent #:
7391233
Issue Dt:
06/24/2008
Application #:
11928232
Filing Dt:
10/30/2007
Title:
METHOD AND APPARATUS FOR EXTENDING LIFETIME RELIABILITY OF DIGITAL LOGIC DEVICES THROUGH REMOVAL OF AGING MECHANISMS
52
Patent #:
7863712
Issue Dt:
01/04/2011
Application #:
11928395
Filing Dt:
10/30/2007
Publication #:
US20090108301
Pub Dt:
04/30/2009
Title:
HYBRID ORIENTATION SEMICONDUCTOR STRUCTURE WITH REDUCED BOUNDARY DEFECTS AND METHOD OF FORMING SAME
53
Patent #:
7915691
Issue Dt:
03/29/2011
Application #:
11928418
Filing Dt:
10/30/2007
Publication #:
US20090108374
Pub Dt:
04/30/2009
Title:
HIGH DENSITY SRAM CELL WITH HYBRID DEVICES
54
Patent #:
8065091
Issue Dt:
11/22/2011
Application #:
11928611
Filing Dt:
10/30/2007
Publication #:
US20080052008
Pub Dt:
02/28/2008
Title:
TECHNIQUES FOR LINKING NON-CODING AND GENE-CODING DEOXYRIBONUCLEIC ACID SEQUENCES AND APPLICATIONS THEREOF
55
Patent #:
7393730
Issue Dt:
07/01/2008
Application #:
11929106
Filing Dt:
10/30/2007
Publication #:
US20080050891
Pub Dt:
02/28/2008
Title:
COPLANAR SILICON-ON-INSULATOR (SOI) REGIONS OF DIFFERENT CRYSTAL ORIENTATIONS AND METHODS OF MAKING THE SAME
56
Patent #:
7525121
Issue Dt:
04/28/2009
Application #:
11929490
Filing Dt:
10/30/2007
Publication #:
US20080048286
Pub Dt:
02/28/2008
Title:
COPLANAR SILICON-ON-INSULATOR (SOI) REGIONS OF DIFFERENT CRYSTAL ORIENTATIONS AND METHODS OF MAKING THE SAME
57
Patent #:
7985633
Issue Dt:
07/26/2011
Application #:
11929943
Filing Dt:
10/30/2007
Publication #:
US20090108314
Pub Dt:
04/30/2009
Title:
EMBEDDED DRAM INTEGRATED CIRCUITS WITH EXTREMELY THIN SILICON-ON-INSULATOR PASS TRANSISTORS
58
Patent #:
8328892
Issue Dt:
12/11/2012
Application #:
11930236
Filing Dt:
10/31/2007
Publication #:
US20080053002
Pub Dt:
03/06/2008
Title:
SOLUTION FOR FORMING POLISHING SLURRY, POLISHING SLURRY AND RELATED METHODS
59
Patent #:
7995660
Issue Dt:
08/09/2011
Application #:
11930975
Filing Dt:
10/31/2007
Publication #:
US20090110084
Pub Dt:
04/30/2009
Title:
RECEIVER TERMINATION CIRCUIT FOR A HIGH SPEED DIRECT CURRENT (DC) SERIAL LINK
60
Patent #:
8297222
Issue Dt:
10/30/2012
Application #:
11931096
Filing Dt:
10/31/2007
Publication #:
US20080054023
Pub Dt:
03/06/2008
Title:
FULLY AUTOMATED PASTE DISPENSE SYSTEM FOR DISPENSING SMALL DOTS AND LINES
61
Patent #:
7833872
Issue Dt:
11/16/2010
Application #:
11931112
Filing Dt:
10/31/2007
Publication #:
US20090108306
Pub Dt:
04/30/2009
Title:
UNIFORM RECESS OF A MATERIAL IN A TRENCH INDEPENDENT OF INCOMING TOPOGRAPHY
62
Patent #:
7849426
Issue Dt:
12/07/2010
Application #:
11931144
Filing Dt:
10/31/2007
Publication #:
US20090113358
Pub Dt:
04/30/2009
Title:
MECHANISM FOR DETECTION AND COMPENSATION OF NBTI INDUCED THRESHOLD DEGRADATION
63
Patent #:
7887874
Issue Dt:
02/15/2011
Application #:
11931153
Filing Dt:
10/31/2007
Publication #:
US20080057180
Pub Dt:
03/06/2008
Title:
FULLY AUTOMATED PASTE DISPENSE SYSTEM FOR DISPENSING SMALL DOTS AND LINES
64
Patent #:
7894919
Issue Dt:
02/22/2011
Application #:
11931217
Filing Dt:
10/31/2007
Publication #:
US20080058976
Pub Dt:
03/06/2008
Title:
FULLY AUTOMATED PASTE DISPENSE SYSTEM FOR DISPENSING SMALL DOTS AND LINES
65
Patent #:
8181594
Issue Dt:
05/22/2012
Application #:
11931242
Filing Dt:
10/31/2007
Publication #:
US20080057719
Pub Dt:
03/06/2008
Title:
METHOD AND APPARATUS FOR FABRICATING OR ALTERING MICROSTRUCTURES USING LOCAL CHEMICAL ALTERATIONS
66
Patent #:
8135546
Issue Dt:
03/13/2012
Application #:
11931296
Filing Dt:
10/31/2007
Publication #:
US20080071510
Pub Dt:
03/20/2008
Title:
MOMENT ANALYSIS OF TERTIARY PROTEIN STRUCTURES
67
Patent #:
7883990
Issue Dt:
02/08/2011
Application #:
11931371
Filing Dt:
10/31/2007
Publication #:
US20090110898
Pub Dt:
04/30/2009
Title:
HIGH RESISTIVITY SOI BASE WAFER USING THERMALLY ANNEALED SUBSTRATE
68
Patent #:
7476580
Issue Dt:
01/13/2009
Application #:
11931387
Filing Dt:
10/31/2007
Publication #:
US20080064197
Pub Dt:
03/13/2008
Title:
STRUCTURES AND METHODS FOR MANUFACTURING OF DISLOCATION FREE STRESSED CHANNELS IN BULK SILICON AND SOI CMOS DEVICES BY GATE STRESS ENGINEERING WITH SIGE AND/OR SI:C
69
Patent #:
7820488
Issue Dt:
10/26/2010
Application #:
11932793
Filing Dt:
10/31/2007
Publication #:
US20080064143
Pub Dt:
03/13/2008
Title:
MICROELECTRONIC DEVICES AND METHODS
70
Patent #:
7833884
Issue Dt:
11/16/2010
Application #:
11934479
Filing Dt:
11/02/2007
Publication #:
US20090117720
Pub Dt:
05/07/2009
Title:
STRAINED SEMICONDUCTOR-ON-INSULATOR BY SI:C COMBINED WITH POROUS PROCESS
71
Patent #:
7949978
Issue Dt:
05/24/2011
Application #:
11934804
Filing Dt:
11/05/2007
Publication #:
US20090119625
Pub Dt:
05/07/2009
Title:
STRUCTURE FOR SYSTEM ARCHITECTURES FOR AND METHODS OF SCHEDULING ON-CHIP AND ACROSS-CHIP NOISE EVENTS IN AN INTEGRATED CIRCUIT
72
Patent #:
7823108
Issue Dt:
10/26/2010
Application #:
11934995
Filing Dt:
11/05/2007
Publication #:
US20080066036
Pub Dt:
03/13/2008
Title:
CHIP HAVING TIMING ANALYSIS OF PATHS PERFORMED WITHIN THE CHIP DURING THE DESIGN PROCESS
73
Patent #:
7700993
Issue Dt:
04/20/2010
Application #:
11935143
Filing Dt:
11/05/2007
Publication #:
US20090114971
Pub Dt:
05/07/2009
Title:
CMOS EPROM AND EEPROM DEVICES AND PROGRAMMABLE CMOS INVERTERS
74
Patent #:
7668037
Issue Dt:
02/23/2010
Application #:
11935566
Filing Dt:
11/06/2007
Publication #:
US20090116312
Pub Dt:
05/07/2009
Title:
STORAGE ARRAY INCLUDING A LOCAL CLOCK BUFFER WITH PROGRAMMABLE TIMING
75
Patent #:
7937675
Issue Dt:
05/03/2011
Application #:
11935612
Filing Dt:
11/06/2007
Publication #:
US20090119626
Pub Dt:
05/07/2009
Title:
DESIGN STRUCTURE INCLUDING TRANSISTOR HAVING GATE AND BODY IN DIRECT SELF-ALIGNED CONTACT
76
Patent #:
7465615
Issue Dt:
12/16/2008
Application #:
11935714
Filing Dt:
11/06/2007
Title:
POLYCONDUCTOR LINE END FORMATION AND RELATED MASK
77
Patent #:
7710796
Issue Dt:
05/04/2010
Application #:
11935741
Filing Dt:
11/06/2007
Publication #:
US20090116307
Pub Dt:
05/07/2009
Title:
LEVEL SHIFTER FOR BOOSTING WORDLINE VOLTAGE AND MEMORY CELL PERFORMANCE
78
Patent #:
7921390
Issue Dt:
04/05/2011
Application #:
11935865
Filing Dt:
11/06/2007
Publication #:
US20080066042
Pub Dt:
03/13/2008
Title:
METHOD AND SYSTEM FOR CREATING, VIEWING, EDITING, AND SHARING OUTPUT FROM A DESIGN CHECKING SYSTEM
79
Patent #:
7873933
Issue Dt:
01/18/2011
Application #:
11936673
Filing Dt:
11/07/2007
Publication #:
US20080059919
Pub Dt:
03/06/2008
Title:
COMPUTER PROGRAM FOR BALANCING POWER PLANE PIN CURRENTS IN A PRINTED WIRING BOARD
80
Patent #:
7865853
Issue Dt:
01/04/2011
Application #:
11936775
Filing Dt:
11/07/2007
Publication #:
US20080066030
Pub Dt:
03/13/2008
Title:
SYSTEMS, METHODS, AND MEDIA FOR BLOCK-BASED ASSERTION GENERATION, QUALIFICATION AND ANALYSIS
81
Patent #:
7907410
Issue Dt:
03/15/2011
Application #:
11936887
Filing Dt:
11/08/2007
Publication #:
US20090122491
Pub Dt:
05/14/2009
Title:
UNIVERSAL PATTERNED METAL THERMAL INTERFACE
82
Patent #:
7846791
Issue Dt:
12/07/2010
Application #:
11937088
Filing Dt:
11/08/2007
Publication #:
US20090121270
Pub Dt:
05/14/2009
Title:
DESIGN STRUCTURE FOR A TRENCH CAPACITOR
83
Patent #:
7865862
Issue Dt:
01/04/2011
Application #:
11937106
Filing Dt:
11/08/2007
Publication #:
US20090125704
Pub Dt:
05/14/2009
Title:
DESIGN STRUCTURE FOR DYNAMICALLY SELECTING COMPILED INSTRUCTIONS
84
Patent #:
8132136
Issue Dt:
03/06/2012
Application #:
11937111
Filing Dt:
11/08/2007
Publication #:
US20090044160
Pub Dt:
02/12/2009
Title:
DYNAMIC CRITICAL PATH DETECTOR FOR DIGITAL LOGIC CIRCUIT PATHS
85
Patent #:
7572689
Issue Dt:
08/11/2009
Application #:
11937637
Filing Dt:
11/09/2007
Publication #:
US20090121295
Pub Dt:
05/14/2009
Title:
METHOD AND STRUCTURE FOR REDUCING INDUCED MECHANICAL STRESSES
86
Patent #:
7897059
Issue Dt:
03/01/2011
Application #:
11937646
Filing Dt:
11/09/2007
Publication #:
US20090120999
Pub Dt:
05/14/2009
Title:
HIGH TIN SOLDER ETCHING SOLUTION
87
Patent #:
7790537
Issue Dt:
09/07/2010
Application #:
11937677
Filing Dt:
11/09/2007
Publication #:
US20080237723
Pub Dt:
10/02/2008
Title:
METHOD FOR CREATING TENSILE STRAIN BY REPEATEDLY APPLIED STRESS MEMORIZATION TECHNIQUES
88
Patent #:
7904289
Issue Dt:
03/08/2011
Application #:
11938532
Filing Dt:
11/12/2007
Publication #:
US20090125292
Pub Dt:
05/14/2009
Title:
METHOD AND SYSTEM FOR TESTING FUNCTIONALITY OF A CHIP CHECKER
89
Patent #:
7895459
Issue Dt:
02/22/2011
Application #:
11938899
Filing Dt:
11/13/2007
Publication #:
US20090125744
Pub Dt:
05/14/2009
Title:
STRUCTURE FOR A SYSTEM AND METHOD OF PREDICTING POWER EVENTS IN AN INTERMITTENT POWER ENVIRONMENT AND DISPATCHING COMPUTATIONAL OPERATIONS OF AN INTEGRATED CIRCUIT ACCORDINGLY
90
Patent #:
7936042
Issue Dt:
05/03/2011
Application #:
11939017
Filing Dt:
11/13/2007
Publication #:
US20090121258
Pub Dt:
05/14/2009
Title:
FIELD EFFECT TRANSISTOR CONTAINING A WIDE BAND GAP SEMICONDUCTOR MATERIAL IN A DRAIN
91
Patent #:
7378960
Issue Dt:
05/27/2008
Application #:
11939093
Filing Dt:
11/13/2007
Title:
LOW-RATE WIRELESS PERSONAL AREA NETWORK SYSTEM FOR TRACKING CONTAINERS
92
Patent #:
7847320
Issue Dt:
12/07/2010
Application #:
11939574
Filing Dt:
11/14/2007
Publication #:
US20090121291
Pub Dt:
05/14/2009
Title:
DENSE CHEVRON NON-PLANAR FIELD EFFECT TRANSISTORS AND METHOD
93
Patent #:
8039376
Issue Dt:
10/18/2011
Application #:
11939578
Filing Dt:
11/14/2007
Publication #:
US20090124069
Pub Dt:
05/14/2009
Title:
METHODS OF CHANGING THRESHOLD VOLTAGES OF SEMICONDUCTOR TRANSISTORS BY ION IMPLANTATION
94
Patent #:
8299605
Issue Dt:
10/30/2012
Application #:
11939599
Filing Dt:
11/14/2007
Publication #:
US20090121343
Pub Dt:
05/14/2009
Title:
CARBON NANOTUBE STRUCTURES FOR ENHANCEMENT OF THERMAL DISSIPATION FROM SEMICONDUCTOR MODULES
95
Patent #:
8013342
Issue Dt:
09/06/2011
Application #:
11939612
Filing Dt:
11/14/2007
Publication #:
US20090121260
Pub Dt:
05/14/2009
Title:
DOUBLE-SIDED INTEGRATED CIRCUIT CHIPS
96
Patent #:
7768130
Issue Dt:
08/03/2010
Application #:
11939671
Filing Dt:
11/14/2007
Publication #:
US20080079172
Pub Dt:
04/03/2008
Title:
BEOL INTERCONNECT STRUCTURES WITH SIMULTANEOUS HIGH-K AND LOW-K DIELECTRIC REGIONS
97
Patent #:
8492846
Issue Dt:
07/23/2013
Application #:
11940531
Filing Dt:
11/15/2007
Publication #:
US20090127626
Pub Dt:
05/21/2009
Title:
STRESS-GENERATING SHALLOW TRENCH ISOLATION STRUCTURE HAVING DUAL COMPOSITION
98
Patent #:
8551313
Issue Dt:
10/08/2013
Application #:
11940720
Filing Dt:
11/15/2007
Publication #:
US20090127121
Pub Dt:
05/21/2009
Title:
METHOD AND APPARATUS FOR ELECTROPLATING ON SOI AND BULK SEMICONDUCTOR WAFERS
99
Patent #:
8015538
Issue Dt:
09/06/2011
Application #:
11941104
Filing Dt:
11/16/2007
Publication #:
US20080092094
Pub Dt:
04/17/2008
Title:
A DESIGN STRUCTURE WITH A DEEP SUB-COLLECTOR, A REACH-THROUGH STRUCTURE AND TRENCH ISOLATION
100
Patent #:
7962796
Issue Dt:
06/14/2011
Application #:
11941311
Filing Dt:
11/16/2007
Publication #:
US20090132222
Pub Dt:
05/21/2009
Title:
STATE TESTING DEVICE AND METHODS THEREOF
Assignor
1
WILMINGTON TRUST, NATIONAL ASSOCIATION
Exec Dt:
11/17/2020
Assignee
1
GLOBALFOUNDRIES INC.
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/15/2024 03:17 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT