|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11969256
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
CACHE INTERVENTION ON A SEPARATE DATA BUS WHEN ON-CHIP BUS HAS SEPARATE READ AND WRITE DATA BUSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11969339
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
FINFET TRANSISTOR AND CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11969449
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
MEMORY INITIALIZATION TIME REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11969495
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD FOR QUANTIFYING THE MANUFACTORING COMPLEXITY OF ELECTRICAL DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11969496
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHODS FOR FORMING IMPROVED SELF-ASSEMBLED PATTERNS OF BLOCK COPOLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11969601
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
STORAGE REDUNDANT ARRAY OF INDEPENDENT DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11969981
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
SRAM DEVICE, AND SRAM DEVICE DESIGN STRUCTURE, WITH ADAPTABLE ACCESS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11969986
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
DRAM HAVING DEEP TRENCH CAPACITORS WITH LIGHTLY DOPED BURIED PLATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11969989
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
PROVIDING ISOLATION FOR WORDLINE PASSING OVER DEEP TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11969991
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
METHOD OF SWITCHING EXTERNAL MODELS IN AN AUTOMATED SYSTEM-ON-CHIP INTEGRATED CIRCUIT DESIGN VERIFICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11970100
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD FOR FABRICATION OF SINGLE CRYSTAL DIODES FOR RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11970130
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
VIA OFFSETTING TO REDUCE STRESS UNDER THE FIRST LEVEL INTERCONNECT (FLI) IN MICROELECTRONICS PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11970207
|
Filing Dt:
|
01/07/2008
|
Title:
|
PHASE CHANGE MEMORY CELL WITH ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11970353
|
Filing Dt:
|
01/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
SILICON HEAT SPREADER MOUNTED IN-PLANE WITH A HEAT SOURCE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11970555
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
METHOD OF INTEGRATION OF A MIM CAPACITOR WITH A LOWER PLATE OF METAL GATE MATERIAL FORMED ON AN STI REGION OR A SILICIDE REGION FORMED IN OR ON THE SURFACE OF A DOPED WELL WITH A HIGH K DIELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11970579
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD AND STRUCTURE TO PROTECT FETS FROM PLASMA DAMAGE DURING FEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11970665
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
STRUCTURE FOR SYMMETRICAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11970693
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD AND STRUCTURE TO CONTROL THERMAL GRADIENTS IN SEMICONDUCTOR WAFERS DURING RAPID THERMAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11970731
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
IONIC, ORGANIC PHOTOACID GENERATORS FOR DUV, MUV AND OPTICAL LITHOGRAPHY BASED ON PERACEPTOR-SUBSTITUTED AROMATIC ANIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11970750
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
ANTIFUSE STRUCTURE HAVING AN INTEGRATED HEATING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11970761
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
MULTIPLE EXPOSURE PHOTOLITHOGRAPHY METHODS AND PHOTORESIST COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11970782
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
CIRCUIT HAVING GATE OXIDE PROTECTION FOR LOW VOLTAGE FUSE READS AND HIGH VOLTAGE FUSE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11970827
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
PHOTOACID GENERATORS FOR EXTREME ULTRAVIOLET LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11971056
|
Filing Dt:
|
01/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD OF RECOVERING FROM SOFTWARE FAILURES USING REPLANNING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
11971761
|
Filing Dt:
|
01/09/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
POLYSILICON EMITTER BJT ACCESS DEVICE FOR PCRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11971937
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SEMICONDUCTOR ON-CHIP REPAIR SCHEME FOR NEGATIVE BIAS TEMPERATURE INSTABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11972118
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
REDUCING INTRODUCTION OF FOREIGN MATERIAL TO WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
11972175
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
ADVANCED LOW K CAP FILM FORMATION PROCESS FOR NANO ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11972233
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
SET/RESET LATCH WITH MINIMUM SINGLE EVENT UPSET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
11972678
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
TWO-LEVEL REPRESENTATIVE WORKLOAD PHASE DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11972685
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SEMICONDUCTOR AUTOMATION BUFFER STORAGE IDENTIFICATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11972811
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
DOUBLE GATE DEPLETION MODE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11972895
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD FOR PREVENTING BACKSIDE DEFECTS IN DIELECTRIC LAYERS FORMED ON SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11972964
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
DEVICE HAVING ENHANCED STRESS STATE AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11985956
|
Filing Dt:
|
11/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
STRUCTURE FOR ROBUST CABLE CONNECTIVITY TEST RECEIVER FOR HIGH-SPEED DATA RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
11985963
|
Filing Dt:
|
11/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
DESIGN STRUCTURE FOR TRANSMITTER BANDWIDTH OPTIMIZATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
11999627
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
STRUCTURE FOR APPARATUS FOR REDUCED LOADING OF SIGNAL TRANSMISSION ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12002807
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD OF PROVIDING PROTECTION AGAINST CHARGING DAMAGE IN HYBRID ORIENTATION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12013191
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
ENHANCED VERIFICATION BY CLOSELY COUPLING A STRUCTURAL OVERAPPROXIMATION ALGORITHM AND A STRUCTURAL SATISFLABILITY SOLVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12013220
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR REVERSING THE EFFECTS OF SEQUENTIAL REPARAMETERIZATION ON TRACES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12013235
|
Filing Dt:
|
01/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
REVERSING THE EFFECTS OF SEQUENTIAL REPARAMETERIZATION ON TRACES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12013444
|
Filing Dt:
|
01/12/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD OF USE OF EPOXY-CONTAINING CYCLOALIPHATIC ACRYLIC POLYMERS AS ORIENTATION CONTROL LAYERS FOR BLOCK COPOLYMER THIN FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
12013511
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
IMMERSION LITHOGRAPHIC PROCESS USING A VARIABLE SCAN SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12013627
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHODS FOR FORMING A COMPOSITE PATTERN INCLUDING PRINTED RESOLUTION ASSIST FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12013642
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD OF ESTABLISHING A LOT GRADE SYSTEM FOR PRODUCT LOTS IN A SEMICONDUCTOR MANUFACTURING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12013653
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
LOCAL AREA SEMICONDUCTOR COOLING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12013790
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
HIGH PERFORMANCE COLLECTOR-UP BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12013817
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
LOW LAG TRANSFER GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
12013826
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
LOW LAG TRANSFER GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12013846
|
Filing Dt:
|
01/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR FABRICATING A HIGH-PERFORMANCE BAND-EDGE COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
12013957
|
Filing Dt:
|
01/14/2008
|
Title:
|
METHOD OF FORMING POLYMER FEATURES BY DIRECTED SELF-ASSEMBLY OF BLOCK COPOLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12014240
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD FOR IDENTIFYING AND IMPLEMENTING FLEXIBLE LOGIC BLOCK LOGIC FOR EASY ENGINEERING CHANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12014501
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
DIGITAL CIRCUIT TO MEASURE AND/OR CORRECT DUTY CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12014511
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METAL GATE ELECTRODE STABILIZATION BY ALLOYING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12014850
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
A METHOD OF FORMING A DUAL-PLANE COMPLEMENTARY METAL OXIDE SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12014959
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
REMOVING MATERIAL FROM DEFECTIVE OPENING IN GLASS MOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12014977
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD TO IMPROVE WETTABILITY BY REDUCING LIQUID POLYMER MACROMOLECULE MOBILITY THROUGH FORMING POLYMER BLEND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12015047
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
FLUORINE-FREE HETEROAROMATIC PHOTOACID GENERATORS AND PHOTORESIST COMPOSITIONS CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12015254
|
Filing Dt:
|
01/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
IMPLEMENTING ENHANCED LBIST TESTING OF PATHS INCLUDING ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12015631
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
LOGIC TRANSFORMATION AND GATE PLACEMENT TO AVOID ROUTING CONGESTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12015692
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
TECHNIQUE FOR STRAIN ENGINEERING IN SILICON-BASED TRANSISTORS BY USING IMPLANTATION TECHNIQUES FOR FORMING A STRAIN-INDUCING LAYER UNDER THE CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12015795
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
CHARACTERIZING FILMS USING OPTICAL FILTER PSEUDO SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12015825
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD AND MATERIAL FOR A THERMALLY CROSSLINKABLE RANDOM COPOLYMER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12016039
|
Filing Dt:
|
01/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
TRANSFER OF DATA FROM POSITIONAL DATA SOURCES TO PARTITIONED DATABASES IN RESTARTABLE ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12016312
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
DEEP TRENCH CAPACITOR IN A SOI SUBSTRATE HAVING A LATERALLY PROTRUDING BURIED STRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12016453
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR CREATING A LOGICAL REPRESENTATION OF A FUNCTIONAL LOGIC SYSTEM FROM A PHYSICAL REPRESENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12017134
|
Filing Dt:
|
01/21/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD TO CONTROL SEMICONDUCTOR DEVICE OVERLAY USING POST ETCH IMAGE METROLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12017141
|
Filing Dt:
|
01/21/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
VIA GOUGING METHODS AND RELATED SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12017154
|
Filing Dt:
|
01/21/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING TRENCH DRAM WITH ASYMMETRIC STRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
12017175
|
Filing Dt:
|
01/21/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
ENHANCED TRANSISTOR PERFORMANCE OF N-CHANNEL TRANSISTORS BY USING AN ADDITIONAL LAYER ABOVE A DUAL STRESS LINER IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12017404
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
ENHANCED STATIC RANDOM ACCESS MEMORY STABILITY USING ASYMMETRIC ACCESS TRANSISTORS AND DESIGN STRUCTURE FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12017598
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
TWO-DIMENSIONAL PATTERNING EMPLOYING SELF-ASSEMBLED MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12017779
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
MULTI-MODAL DATA ANALYSIS FOR DEFECT IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12018030
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
PROVIDING A MEMORY DEVICE HAVING A SHARED ERROR FEEDBACK PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12018316
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
SUB-LITHOGRAPHIC PRINTING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12018421
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
FILL HEAD FOR FULL-FIELD SOLDER COVERAGE WITH A ROTATABLE MEMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12018440
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVED SRAM INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12018492
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
FINFET DEVICES AND METHODS FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12018541
|
Filing Dt:
|
01/23/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
ORGANIC GRADED SPIN ON BARC COMPOSITIONS FOR HIGH NA LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
12018915
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
MEMORY DEVICES USING CARBON NANOTUBE (CNT) TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12019125
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
METHODOLOGY AND SYSTEM FOR DETERMINING NUMERICAL ERRORS IN PIXEL-BASED IMAGING SIMULATION IN DESIGNING LITHOGRAPHIC MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12019153
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR A DEVICE SOUND INTERFACE MANAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12019240
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
SELF-REPAIR INTEGRATED CIRCUIT AND REPAIR METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12019913
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
RADIO FREQUENCY INTEGRATED CIRCUIT WITH ON-CHIP NOISE SOURCE FOR SELF-TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12020534
|
Filing Dt:
|
01/26/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CONSTRUCTION OF RELIABLE STACKED VIA IN ELECTRONIC SUBSTRATES - VERTICAL STIFFNESS CONTROL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12020565
|
Filing Dt:
|
01/27/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CLUSTERED STACKED VIAS FOR RELIABLE ELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12020643
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
FLEXIBLE MULTILAYER PRINTED CIRCUIT ASSEMBLY WITH REDUCED EMI EMISSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12020879
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
AFFINITY-BASED CLUSTERING OF VECTORS FOR PARTITIONING THE COLUMNS OF A MATRIX
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12020916
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
LOCAL STRESS ENGINEERING FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12021316
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
NOBLE METAL CAP FOR INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12021321
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
FINE PITCH SOLDER BUMP STRUCTURE WITH BUILT-IN STRESS BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12021333
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
MODIFYING LAYOUT OF IC BASED ON FUNCTION OF INTERCONNECT AND RELATED CIRCUIT AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12021339
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
ON-CHIP INTEGRATED VOLTAGE-CONTROLLED VARIABLE INDUCTOR, METHODS OF MAKING AND TUNING SUCH VARIABLE INDUCTORS, AND DESIGN STRUCTURES INTEGRATING SUCH VARIABLE INDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12021455
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
TEST ACCESS MECHANISM FOR MULTI-CORE PROCESSOR OR OTHER INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12021459
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
CIRCUITS AND DESIGN STRUCTURES FOR MONITORING NBTI (NEGATIVE BIAS TEMPERATURE INSTABILITY) EFFECT AND/OR PBTI (POSITIVE BIAS TEMPERATURE INSTABILITY) EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12021577
|
Filing Dt:
|
01/29/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
PORE PHASE CHANGE MATERIAL CELL FABRICATED FROM RECESSED PILLAR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12022292
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
COMPLEMENTARY METAL GATE DENSE INTERCONNECT AND METHOD OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12022448
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
METHOD AND SYSTEM OF MONITORING MANUFACTURING EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12022869
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING A FULL SYSTEM INTEGRATED CIRCUIT DESIGN BY STATISTICAL FAULT INJECTION USING HARDWARE-BASED SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12022951
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
REGULAR LOCAL CLOCK BUFFER PLACEMENT AND LATCH CLUSTERING BY ITERATIVE OPTIMIZATION
|
|