skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
02/01/2011
Application #:
12350991
Filing Dt:
01/09/2009
Publication #:
Pub Dt:
07/16/2009
Title:
PHOTO DETECTOR DEVICE
2
Patent #:
Issue Dt:
02/01/2011
Application #:
12351010
Filing Dt:
01/09/2009
Publication #:
Pub Dt:
05/07/2009
Title:
AUTOMATED DYNAMIC METROLOGY SAMPLING SYSTEM AND METHOD FOR PROCESS CONTROL
3
Patent #:
Issue Dt:
01/01/2013
Application #:
12351201
Filing Dt:
01/09/2009
Publication #:
Pub Dt:
07/16/2009
Title:
SIMULATING AN OPERATION OF A DIGITAL CIRCUIT
4
Patent #:
Issue Dt:
07/31/2012
Application #:
12351263
Filing Dt:
01/09/2009
Publication #:
Pub Dt:
07/15/2010
Title:
STRUCTURE AND METHOD OF FORMING A TRANSISTOR WITH ASYMMETRIC CHANNEL AND SOURCE/DRAIN REGIONS
5
Patent #:
Issue Dt:
09/20/2011
Application #:
12351436
Filing Dt:
01/09/2009
Publication #:
Pub Dt:
07/15/2010
Title:
STRUCTURE AND METHOD FOR BACK END OF THE LINE INTEGRATION
6
Patent #:
Issue Dt:
09/25/2012
Application #:
12351738
Filing Dt:
01/09/2009
Publication #:
Pub Dt:
07/15/2010
Title:
ECC INTERLEAVING FOR MULTI-TRACK RECORDING ON MAGNETIC TAPE
7
Patent #:
Issue Dt:
03/29/2011
Application #:
12351872
Filing Dt:
01/12/2009
Publication #:
Pub Dt:
06/11/2009
Title:
MEMORY ELEMENTS AND METHODS OF USING THE SAME
8
Patent #:
Issue Dt:
01/29/2013
Application #:
12352051
Filing Dt:
01/12/2009
Publication #:
Pub Dt:
07/15/2010
Title:
METHOD FOR REDUCING TIP-TO-TIP SPACING BETWEEN LINES
9
Patent #:
Issue Dt:
05/11/2010
Application #:
12352504
Filing Dt:
01/12/2009
Publication #:
Pub Dt:
06/11/2009
Title:
STRUCTURES AND METHODS FOR MANUFACTURING OF DISLOCATION FREE STRESSED CHANNELS IN BULK SILICON AND SOI MOS DEVICES BY GATE STRESS ENGINEERING WITH SIGE AND/OR SI:C
10
Patent #:
Issue Dt:
09/11/2012
Application #:
12352718
Filing Dt:
01/13/2009
Publication #:
Pub Dt:
07/15/2010
Title:
HIGH-YIELD METHOD OF EXPOSING AND CONTACTING THROUGH-SILICON VIAS
11
Patent #:
Issue Dt:
10/04/2011
Application #:
12353219
Filing Dt:
01/13/2009
Publication #:
Pub Dt:
07/15/2010
Title:
POLYSILICON PLUG BIPOLAR TRANSISTOR FOR PHASE CHANGE MEMORY
12
Patent #:
Issue Dt:
02/11/2014
Application #:
12353329
Filing Dt:
01/14/2009
Publication #:
Pub Dt:
07/15/2010
Title:
ENABLING ACCESS TO A SUBSET OF DATA
13
Patent #:
Issue Dt:
05/25/2010
Application #:
12354088
Filing Dt:
01/15/2009
Publication #:
Pub Dt:
05/14/2009
Title:
DAMASCENE GATE FIELD EFFECT TRANSISTOR WITH AN INTERNAL SPACER STRUCTURE
14
Patent #:
Issue Dt:
03/20/2012
Application #:
12354958
Filing Dt:
01/16/2009
Publication #:
Pub Dt:
07/22/2010
Title:
THREE DIMENSIONAL CHIP FABRICATION
15
Patent #:
Issue Dt:
06/14/2011
Application #:
12354996
Filing Dt:
01/16/2009
Publication #:
Pub Dt:
07/22/2010
Title:
EFUSE WITH PARTIAL SIGE LAYER AND DESIGN STRUCTURE THEREFOR
16
Patent #:
Issue Dt:
01/22/2013
Application #:
12355112
Filing Dt:
01/16/2009
Publication #:
Pub Dt:
10/01/2009
Title:
REDUCING PATTERNING VARIABILITY OF TRENCHES IN METALLIZATION LAYER STACKS WITH A LOW-K MATERIAL BY REDUCING CONTAMINATION OF TRENCH DIELECTRICS
17
Patent #:
Issue Dt:
11/16/2010
Application #:
12355189
Filing Dt:
01/16/2009
Publication #:
Pub Dt:
05/14/2009
Title:
SOLUTION-BASED DEPOSITION PROCESS FOR METAL CHALCOGENIDES
18
Patent #:
Issue Dt:
03/01/2011
Application #:
12355250
Filing Dt:
01/16/2009
Publication #:
Pub Dt:
10/01/2009
Title:
METHOD FOR ENCAPSULATING A HIGH-K GATE STACK BY FORMING A LINER AT TWO DIFFERENT PROCESS TEMPERATURES
19
Patent #:
Issue Dt:
10/16/2012
Application #:
12355495
Filing Dt:
01/16/2009
Publication #:
Pub Dt:
07/22/2010
Title:
MOTOR CONTROL MECHANISM FOR ELECTRIC VEHICLES
20
Patent #:
Issue Dt:
08/09/2011
Application #:
12355547
Filing Dt:
01/16/2009
Publication #:
Pub Dt:
06/18/2009
Title:
GILBERT MIXERS WITH IMPROVED ISOLATION
21
Patent #:
Issue Dt:
03/26/2013
Application #:
12355757
Filing Dt:
01/16/2009
Publication #:
Pub Dt:
05/14/2009
Title:
METHODS AND APPARATUS FOR BOOLEAN EQUIVALENCY CHECKING IN THE PRESENCE OF VOTING LOGIC
22
Patent #:
Issue Dt:
01/31/2012
Application #:
12355814
Filing Dt:
01/19/2009
Publication #:
Pub Dt:
07/22/2010
Title:
SHORT PATH CUSTOMIZED MASK CORRECTION
23
Patent #:
Issue Dt:
04/17/2012
Application #:
12355815
Filing Dt:
01/19/2009
Publication #:
Pub Dt:
07/22/2010
Title:
METHOD OF OPERATING TRANSISTORS AND STRUCTURES THEREOF FOR IMPROVED RELIABILITY AND LIFETIME
24
Patent #:
Issue Dt:
05/01/2012
Application #:
12355889
Filing Dt:
01/19/2009
Publication #:
Pub Dt:
07/22/2010
Title:
SIGNAL AND POWER SUPPLY INTEGRATED ESD PROTECTION DEVICE
25
Patent #:
Issue Dt:
06/11/2013
Application #:
12355900
Filing Dt:
01/19/2009
Publication #:
Pub Dt:
11/05/2009
Title:
COMPUTER SYSTEM COMPRISING A SECURE BOOT MECHANISM ON THE BASIS OF SYMMETRIC KEY ENCRYPTION
26
Patent #:
Issue Dt:
01/04/2011
Application #:
12355953
Filing Dt:
01/19/2009
Publication #:
Pub Dt:
07/22/2010
Title:
DIRECT CONTACT BETWEEN HIGH-K/METAL GATE AND WIRING PROCESS FLOW
27
Patent #:
Issue Dt:
09/03/2013
Application #:
12355954
Filing Dt:
01/19/2009
Publication #:
Pub Dt:
07/22/2010
Title:
PROGRAMMABLE HIGH-K/METAL GATE MEMORY DEVICE
28
Patent #:
Issue Dt:
07/24/2012
Application #:
12356105
Filing Dt:
01/20/2009
Publication #:
Pub Dt:
07/22/2010
Title:
STRUCTURE WITH SELF ALIGNED RESIST LAYER ON AN INTERCONNECT SURFACE AND METHOD OF MAKING SAME
29
Patent #:
Issue Dt:
11/23/2010
Application #:
12356187
Filing Dt:
01/20/2009
Publication #:
Pub Dt:
06/18/2009
Title:
PHOTORESIST COMPOSITIONS AND METHOD FOR MULTIPLE EXPOSURES WITH MULTIPLE LAYER RESIST SYSTEMS
30
Patent #:
Issue Dt:
03/20/2012
Application #:
12356394
Filing Dt:
01/20/2009
Publication #:
Pub Dt:
07/22/2010
Title:
AUTONOMIC INFORMATION MANAGEMENT SYSTEM (IMS) MAINFRAME DATABASE POINTER ERROR DIAGNOSTIC DATA EXTRACTION
31
Patent #:
Issue Dt:
06/05/2012
Application #:
12356624
Filing Dt:
01/21/2009
Publication #:
Pub Dt:
07/22/2010
Title:
PROCESSOR POWER MANAGEMENT AND METHOD
32
Patent #:
Issue Dt:
07/03/2012
Application #:
12357648
Filing Dt:
01/22/2009
Publication #:
Pub Dt:
05/14/2009
Title:
MULTILAYER OPC FOR DESIGN AWARE MANUFACTURING
33
Patent #:
Issue Dt:
03/20/2012
Application #:
12358736
Filing Dt:
01/23/2009
Publication #:
Pub Dt:
07/29/2010
Title:
OPTIMAL DITHERING OF A DIGITALLY CONTROLLED OSCILLATOR WITH CLOCK DITHERING FOR GAIN AND BANDWIDTH CONTROL
34
Patent #:
Issue Dt:
08/14/2012
Application #:
12359369
Filing Dt:
01/26/2009
Publication #:
Pub Dt:
07/29/2010
Title:
SCHEDULING FOR PARALLEL PROCESSING OF REGIONALLY-CONSTRAINED PLACEMENT PROBLEM
35
Patent #:
Issue Dt:
08/02/2011
Application #:
12359484
Filing Dt:
01/26/2009
Publication #:
Pub Dt:
07/29/2010
Title:
IMPLEMENTING TAMPER EVIDENT AND RESISTANT DETECTION THROUGH MODULATION OF CAPACITANCE
36
Patent #:
Issue Dt:
11/23/2010
Application #:
12359520
Filing Dt:
01/26/2009
Publication #:
Pub Dt:
07/29/2010
Title:
SEMICONDUCTOR DEVICE HAVING DUAL METAL GATES AND METHOD OF MANUFACTURE
37
Patent #:
Issue Dt:
03/02/2010
Application #:
12359764
Filing Dt:
01/26/2009
Title:
METHODS FOR FABRICATING MOS DEVICES HAVING EPITAXIALLY GROWN STRESS-INDUCING SOURCE AND DRAIN REGIONS
38
Patent #:
Issue Dt:
08/04/2015
Application #:
12360132
Filing Dt:
01/27/2009
Publication #:
Pub Dt:
07/29/2010
Title:
TARGET AND METHOD FOR MASK-TO-WAFER CD, PATTERN PLACEMENT AND OVERLAY MEASUREMENT AND CONTROL
39
Patent #:
Issue Dt:
11/16/2010
Application #:
12360230
Filing Dt:
01/27/2009
Publication #:
Pub Dt:
07/29/2010
Title:
IMPLEMENTING ENHANCED DUAL MODE SRAM PERFORMANCE SCREEN RING OSCILLATOR
40
Patent #:
Issue Dt:
03/22/2011
Application #:
12360242
Filing Dt:
01/27/2009
Publication #:
Pub Dt:
07/29/2010
Title:
IMPLEMENTING ENHANCED SRAM STABILITY AND ENHANCED CHIP YIELD WITH CONFIGURABLE WORDLINE VOLTAGE LEVELS
41
Patent #:
Issue Dt:
11/20/2012
Application #:
12360402
Filing Dt:
01/27/2009
Publication #:
Pub Dt:
06/25/2009
Title:
COLLECTING FAILURE INFORMATION ON ERROR CORRECTION CODE (ECC) PROTECTED DATA
42
Patent #:
Issue Dt:
09/18/2012
Application #:
12360538
Filing Dt:
01/27/2009
Publication #:
Pub Dt:
07/29/2010
Title:
SIMPLE RADIO FREQUENCY INTEGRATED CIRCUIT (RFIC) PACKAGES WITH INTEGRATED ANTENNAS
43
Patent #:
Issue Dt:
04/03/2012
Application #:
12360961
Filing Dt:
01/28/2009
Publication #:
Pub Dt:
05/21/2009
Title:
STRESSED FIELD EFFECT TRANSISTOR AND METHODS FOR ITS FABRICATION
44
Patent #:
Issue Dt:
04/17/2012
Application #:
12361736
Filing Dt:
01/29/2009
Publication #:
Pub Dt:
07/29/2010
Title:
ETCHING SYSTEM AND METHOD FOR FORMING MULTIPLE POROUS SEMICONDUCTOR REGIONS WITH DIFFERENT OPTICAL AND STRUCTURAL PROPERTIES ON A SINGLE SEMICONDUCTOR WAFER
45
Patent #:
Issue Dt:
07/24/2012
Application #:
12362877
Filing Dt:
01/30/2009
Publication #:
Pub Dt:
05/21/2009
Title:
STRIPED ON-CHIP INDUCTOR
46
Patent #:
Issue Dt:
03/01/2011
Application #:
12363239
Filing Dt:
01/30/2009
Publication #:
Pub Dt:
05/28/2009
Title:
STRAINED SEMICONDUCTOR-ON-INSULATOR (SSOI) BY A SIMOX METHOD
47
Patent #:
Issue Dt:
12/14/2010
Application #:
12364088
Filing Dt:
02/02/2009
Publication #:
Pub Dt:
05/28/2009
Title:
COMPRESSIVE NITRIDE FILM AND METHOD OF MANUFACTURING THEREOF
48
Patent #:
Issue Dt:
01/05/2010
Application #:
12364427
Filing Dt:
02/02/2009
Publication #:
Pub Dt:
05/28/2009
Title:
WEAR GAUGE AND METHOD OF USE
49
Patent #:
Issue Dt:
10/02/2012
Application #:
12365543
Filing Dt:
02/04/2009
Publication #:
Pub Dt:
08/05/2010
Title:
PROCESSOR INSTRUCTIONS FOR IMPROVED AES ENCRYPTION AND DECRYPTION
50
Patent #:
Issue Dt:
05/22/2012
Application #:
12365919
Filing Dt:
02/05/2009
Publication #:
Pub Dt:
08/05/2010
Title:
COMPENSATION OF VCO GAIN CURVE OFFSETS USING AUTO-CALIBRATION
51
Patent #:
Issue Dt:
05/22/2012
Application #:
12365921
Filing Dt:
02/05/2009
Publication #:
Pub Dt:
08/05/2010
Title:
AUTO-CALIBRATION FOR RING OSCILLATOR VCO
52
Patent #:
Issue Dt:
10/25/2011
Application #:
12365963
Filing Dt:
02/05/2009
Publication #:
Pub Dt:
10/01/2009
Title:
WIRE BONDING ON REACTIVE METAL SURFACES OF A METALLIZATION OF A SEMICONDUCTOR DEVICE BY PROVIDING A PROTECTIVE LAYER
53
Patent #:
Issue Dt:
06/12/2012
Application #:
12365990
Filing Dt:
02/05/2009
Publication #:
Pub Dt:
08/05/2010
Title:
HEAT FLOW MEASUREMENT TOOL FOR A RACK MOUNTED ASSEMBLY OF ELECTRONIC EQUIPMENT
54
Patent #:
Issue Dt:
10/12/2010
Application #:
12366005
Filing Dt:
02/05/2009
Publication #:
Pub Dt:
08/05/2010
Title:
IMPLEMENTING CML MULTIPLEXER LOAD BALANCING
55
Patent #:
Issue Dt:
05/03/2011
Application #:
12366356
Filing Dt:
02/05/2009
Publication #:
Pub Dt:
08/05/2010
Title:
STRESS OPTIMIZATION IN DUAL EMBEDDED EPITAXIALLY GROWN SEMICONDUCTOR PROCESSING
56
Patent #:
Issue Dt:
08/09/2011
Application #:
12366378
Filing Dt:
02/05/2009
Publication #:
Pub Dt:
08/05/2010
Title:
METHOD TO REDUCE MOL DAMAGE ON NISI
57
Patent #:
Issue Dt:
01/05/2010
Application #:
12366425
Filing Dt:
02/05/2009
Publication #:
Pub Dt:
05/28/2009
Title:
TRANSISTOR STRUCTURE WITH MINIMIZED PARASITICS AND METHOD OF FABRICATING THE SAME
58
Patent #:
Issue Dt:
06/05/2012
Application #:
12366721
Filing Dt:
02/06/2009
Publication #:
Pub Dt:
08/12/2010
Title:
LINK-BASED DVR SCHEDULING WITH CONFLICT RESOLUTION
59
Patent #:
Issue Dt:
10/11/2011
Application #:
12367951
Filing Dt:
02/09/2009
Publication #:
Pub Dt:
06/04/2009
Title:
HIGH-DENSITY 3-DIMENSIONAL RESISTORS
60
Patent #:
Issue Dt:
11/02/2010
Application #:
12368452
Filing Dt:
02/10/2009
Publication #:
Pub Dt:
06/04/2009
Title:
POST INITIAL MICROCODE LOAD CO-SIMULATION
61
Patent #:
Issue Dt:
07/17/2012
Application #:
12368561
Filing Dt:
02/10/2009
Publication #:
Pub Dt:
08/12/2010
Title:
FIN AND FINFET FORMATION BY ANGLED ION IMPLANTATION
62
Patent #:
Issue Dt:
10/25/2011
Application #:
12369021
Filing Dt:
02/11/2009
Publication #:
Pub Dt:
08/13/2009
Title:
CONTINUOUSLY TUNABLE INDUCTOR AND METHOD TO CONTINUOUSLY TUNE AN INDUCTOR
63
Patent #:
Issue Dt:
09/13/2011
Application #:
12369036
Filing Dt:
02/11/2009
Publication #:
Pub Dt:
08/13/2009
Title:
INDUCTOR AND METHOD OF OPERATING AN INDUCTOR BY COMBINING PRIMARY AND SECONDARY COILS WITH COUPLING STRUCTURES
64
Patent #:
Issue Dt:
03/01/2011
Application #:
12369066
Filing Dt:
02/11/2009
Publication #:
Pub Dt:
08/12/2010
Title:
CRITICAL PATH REDUNDANT LOGIC FOR MITIGATION OF HARDWARE ACROSS CHIP VARIATION
65
Patent #:
Issue Dt:
10/30/2012
Application #:
12369099
Filing Dt:
02/11/2009
Publication #:
Pub Dt:
08/12/2010
Title:
SEMICONDUCTOR-ON-INSULATOR SUBSTRATE AND STRUCTURE INCLUDING MULTIPLE ORDER RADIO FERQUENCY HARMONIC SUPRESSING REGION
66
Patent #:
Issue Dt:
11/30/2010
Application #:
12369249
Filing Dt:
02/11/2009
Publication #:
Pub Dt:
08/12/2010
Title:
SOI RADIO FREQUENCY SWITCH WITH REDUCED SIGNAL DISTORTION
67
Patent #:
Issue Dt:
03/12/2013
Application #:
12370356
Filing Dt:
02/12/2009
Publication #:
Pub Dt:
08/12/2010
Title:
HIGH-SPEED ELECTROSTATIC ACTUATION OF MEMS-BASED DEVICES
68
Patent #:
Issue Dt:
01/17/2012
Application #:
12371180
Filing Dt:
02/13/2009
Publication #:
Pub Dt:
06/11/2009
Title:
ULTRA LOW K PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION PROCESSES USING A SINGLE BIFUNCTIONAL PRECURSOR CONTAINING BOTH A SICOH MATRIX FUNCTIONALITY AND ORGANIC POROGEN FUNCTIONALITY
69
Patent #:
Issue Dt:
12/28/2010
Application #:
12371756
Filing Dt:
02/16/2009
Publication #:
Pub Dt:
06/18/2009
Title:
HIGH YIELD, HIGH DENSITY ON-CHIP CAPACITOR DESIGN
70
Patent #:
Issue Dt:
02/22/2011
Application #:
12371943
Filing Dt:
02/17/2009
Publication #:
Pub Dt:
08/19/2010
Title:
NANOWIRE MESH DEVICE AND METHOD OF FABRICATING SAME
71
Patent #:
Issue Dt:
04/24/2012
Application #:
12371956
Filing Dt:
02/17/2009
Publication #:
Pub Dt:
08/19/2010
Title:
METHOD FOR SELECTIVELY ADJUSTING LOCAL RESIST PATTERN DIMENSION WITH CHEMICAL TREATMENT
72
Patent #:
Issue Dt:
01/24/2012
Application #:
12388060
Filing Dt:
02/18/2009
Publication #:
Pub Dt:
11/05/2009
Title:
METHOD AND SYSTEM FOR SEMICONDUCTOR PROCESS CONTROL AND MONITORING BY USING PCA MODELS OF REDUCED SIZE
73
Patent #:
Issue Dt:
10/23/2012
Application #:
12388064
Filing Dt:
02/18/2009
Publication #:
Pub Dt:
08/19/2010
Title:
SEMICONDUCTOR CHIP WITH PROTECTIVE SCRIBE STRUCTURE
74
Patent #:
Issue Dt:
09/27/2011
Application #:
12388094
Filing Dt:
02/18/2009
Publication #:
Pub Dt:
08/19/2010
Title:
METAL OXIDE SEMICONDUCTOR DEVICES HAVING DOPED SILICON-COMPROMISING CAPPING LAYERS AND METHODS FOR FABRICATING THE SAME
75
Patent #:
Issue Dt:
05/17/2011
Application #:
12388586
Filing Dt:
02/19/2009
Publication #:
Pub Dt:
08/19/2010
Title:
ASYMMETRIC JUNCTION FIELD EFFECT TRANSISTOR
76
Patent #:
Issue Dt:
10/18/2011
Application #:
12388851
Filing Dt:
02/19/2009
Publication #:
Pub Dt:
08/19/2010
Title:
METHOD FOR PROVIDING ROTATIONALLY SYMMETRIC ALIGNMENT MARKS FOR AN ALIGNMENT SYSTEM THAT REQUIRES ASYMMETRIC GEOMETRIC LAYOUT
77
Patent #:
Issue Dt:
02/21/2012
Application #:
12388932
Filing Dt:
02/19/2009
Publication #:
Pub Dt:
08/19/2010
Title:
PERFORMING A STATISTICAL TIMING ABSTRACTION FOR A HIERARCHICAL TIMING ANALYSIS OF VLSI CIRCUITS
78
Patent #:
Issue Dt:
01/11/2011
Application #:
12389618
Filing Dt:
02/20/2009
Publication #:
Pub Dt:
06/25/2009
Title:
DIGITAL TO ANALOG CONVERTER HAVING FASTPATHS
79
Patent #:
Issue Dt:
02/01/2011
Application #:
12390739
Filing Dt:
02/23/2009
Publication #:
Pub Dt:
08/26/2010
Title:
EDRAM MEMORY CELL STRUCTURE AND METHOD OF FABRICATING
80
Patent #:
Issue Dt:
07/03/2012
Application #:
12390816
Filing Dt:
02/23/2009
Publication #:
Pub Dt:
12/03/2009
Title:
COLD TEMPERATURE CONTROL IN A SEMICONDUCTOR DEVICE
81
Patent #:
Issue Dt:
11/01/2011
Application #:
12390907
Filing Dt:
02/23/2009
Publication #:
Pub Dt:
08/26/2010
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE
82
Patent #:
Issue Dt:
02/26/2013
Application #:
12391547
Filing Dt:
02/24/2009
Publication #:
Pub Dt:
08/26/2010
Title:
LENGTHENING LIFE OF A LIMITED LIFE MEMORY
83
Patent #:
Issue Dt:
05/17/2011
Application #:
12391631
Filing Dt:
02/24/2009
Publication #:
Pub Dt:
08/26/2010
Title:
EDRAM INCLUDING METAL PLATES
84
Patent #:
Issue Dt:
04/24/2012
Application #:
12391678
Filing Dt:
02/24/2009
Publication #:
Pub Dt:
08/26/2010
Title:
WRITING A SPECIAL SYMBOL TO A MEMORY TO INDICATE THE ABSENCE OF A DATA SIGNAL
85
Patent #:
Issue Dt:
09/20/2011
Application #:
12391693
Filing Dt:
02/24/2009
Publication #:
Pub Dt:
08/26/2010
Title:
ITERATIVELY WRITING CONTENTS TO MEMORY LOCATIONS USING A STATISTICAL MODEL
86
Patent #:
Issue Dt:
04/19/2011
Application #:
12392032
Filing Dt:
02/24/2009
Publication #:
Pub Dt:
08/26/2010
Title:
MEMORY READING METHOD FOR RESISTANCE DRIFT MITIGATION
87
Patent #:
Issue Dt:
02/01/2011
Application #:
12392049
Filing Dt:
02/24/2009
Publication #:
Pub Dt:
08/26/2010
Title:
CODING TECHNIQUES FOR IMPROVING THE SENSE MARGIN IN CONTENT ADDRESSABLE MEMORIES
88
Patent #:
Issue Dt:
04/12/2011
Application #:
12393156
Filing Dt:
02/26/2009
Publication #:
Pub Dt:
08/26/2010
Title:
IMPLEMENTING ENHANCED ARRAY ACCESS TIME TRACKING WITH LOGIC BUILT IN SELF TEST OF DYNAMIC MEMORY AND RANDOM LOGIC
89
Patent #:
Issue Dt:
11/16/2010
Application #:
12393346
Filing Dt:
02/26/2009
Publication #:
Pub Dt:
08/13/2009
Title:
HEATPLATES FOR HEATSINK ATTACHMENT FOR SEMICONDUCTOR CHIPS
90
Patent #:
Issue Dt:
01/10/2012
Application #:
12394475
Filing Dt:
02/27/2009
Publication #:
Pub Dt:
12/03/2009
Title:
IN SITU FORMED DRAIN AND SOURCE REGIONS IN A SILICON/GERMANIUM CONTAINING TRANSISTOR DEVICE
91
Patent #:
Issue Dt:
08/28/2012
Application #:
12394560
Filing Dt:
02/27/2009
Publication #:
Pub Dt:
09/02/2010
Title:
LOGIC DESIGN VERIFICATION TECHNIQUES FOR LIVENESS CHECKING WITH RETIMING
92
Patent #:
Issue Dt:
09/25/2012
Application #:
12394701
Filing Dt:
02/27/2009
Publication #:
Pub Dt:
09/02/2010
Title:
ERROR DETECTION DEVICE AND METHODS THEREOF
93
Patent #:
Issue Dt:
05/24/2011
Application #:
12394804
Filing Dt:
02/27/2009
Publication #:
Pub Dt:
09/02/2010
Title:
ADVANCED MEMORY DEVICE HAVING REDUCED POWER AND IMPROVED PERFORMANCE
94
Patent #:
Issue Dt:
09/25/2012
Application #:
12395784
Filing Dt:
03/02/2009
Publication #:
Pub Dt:
09/02/2010
Title:
SOFTWARE TABLE WALK DURING TEST VERIFICATION OF A SIMULATED DENSELY THREADED NETWORK ON A CHIP
95
Patent #:
Issue Dt:
06/10/2014
Application #:
12396503
Filing Dt:
03/03/2009
Publication #:
Pub Dt:
09/09/2010
Title:
ASYMMETRIC COMPLEMENTARY DIPOLE ILLUMINATOR
96
Patent #:
Issue Dt:
10/18/2011
Application #:
12397574
Filing Dt:
03/04/2009
Publication #:
Pub Dt:
11/05/2009
Title:
METHOD FOR REDUCING DEFECTS OF GATE OF CMOS DEVICES DURING CLEANING PROCESSES BY MODIFYING A PARASITIC PN JUNCTION
97
Patent #:
Issue Dt:
09/25/2012
Application #:
12398535
Filing Dt:
03/05/2009
Publication #:
Pub Dt:
09/09/2010
Title:
SWARM INTELLIGENCE FOR ELECTRICAL DESIGN SPACE MODELING AND OPTIMIZATION
98
Patent #:
Issue Dt:
07/19/2011
Application #:
12399244
Filing Dt:
03/06/2009
Publication #:
Pub Dt:
09/09/2010
Title:
MICRO-FLUIDIC INJECTION MOLDED SOLDER (IMS)
99
Patent #:
Issue Dt:
02/21/2012
Application #:
12399346
Filing Dt:
03/06/2009
Publication #:
Pub Dt:
09/09/2010
Title:
TERNARY CONTENT ADDRESSABLE MEMORY USING PHASE CHANGE DEVICES
100
Patent #:
Issue Dt:
08/09/2011
Application #:
12399551
Filing Dt:
03/06/2009
Publication #:
Pub Dt:
07/02/2009
Title:
METHOD AND COMPUTER PROGRAM FOR CONTROLLING A STORAGE DEVICE HAVING PER-ELEMENT SELECTABLE POWER SUPPLY VOLTAGES
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/22/2024 01:56 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT