skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
12/25/2012
Application #:
12571477
Filing Dt:
10/01/2009
Publication #:
Pub Dt:
04/07/2011
Title:
CLEANING EXHAUST SCREENS IN A MANUFACTURING PROCESS
2
Patent #:
Issue Dt:
07/24/2012
Application #:
12572297
Filing Dt:
10/02/2009
Publication #:
Pub Dt:
01/28/2010
Title:
METHOD FOR IC WIRING YIELD OPTIMIZATION, INCLUDING WIRE WIDENING DURING AND AFTER ROUTING
3
Patent #:
Issue Dt:
03/31/2015
Application #:
12573188
Filing Dt:
10/05/2009
Publication #:
Pub Dt:
04/07/2011
Title:
STRUCTURE AND METHOD TO CREATE A DAMASCENE LOCAL INTERCONNECT DURING METAL GATE DEPOSITION
4
Patent #:
Issue Dt:
01/11/2011
Application #:
12573407
Filing Dt:
10/05/2009
Publication #:
Pub Dt:
01/28/2010
Title:
LOW LEAKAGE METAL-CONTAINING CAP PROCESS USING OXIDATION
5
Patent #:
Issue Dt:
10/01/2013
Application #:
12573440
Filing Dt:
10/05/2009
Publication #:
Pub Dt:
04/07/2011
Title:
METAL GATE FET HAVING REDUCED THRESHOLD VOLTAGE ROLL-OFF
6
Patent #:
Issue Dt:
04/19/2011
Application #:
12574118
Filing Dt:
10/06/2009
Publication #:
Pub Dt:
04/07/2011
Title:
VARYING CAPACITANCE VOLTAGE CONTRAST STRUCTURES TO DETERMINE DEFECT RESISTANCE
7
Patent #:
Issue Dt:
03/25/2014
Application #:
12574126
Filing Dt:
10/06/2009
Publication #:
Pub Dt:
04/07/2011
Title:
SPLIT LEVEL SHALLOW TRENCH ISOLATION FOR AREA EFFICIENT BODY CONTACTS IN SOI MOSFETS
8
Patent #:
Issue Dt:
02/03/2015
Application #:
12574296
Filing Dt:
10/06/2009
Publication #:
Pub Dt:
04/07/2011
Title:
MERGED FINFETS AND METHOD OF MANUFACTURING THE SAME
9
Patent #:
Issue Dt:
05/17/2011
Application #:
12574318
Filing Dt:
10/06/2009
Publication #:
Pub Dt:
04/07/2011
Title:
METHODS FOR OBTAINING GATE STACKS WITH TUNABLE THRESHOLD VOLTAGE AND SCALING
10
Patent #:
Issue Dt:
02/28/2012
Application #:
12574926
Filing Dt:
10/07/2009
Publication #:
Pub Dt:
04/07/2011
Title:
ANTIFUSE STRUCTURE FOR IN LINE CIRCUIT MODIFICATION
11
Patent #:
Issue Dt:
02/05/2013
Application #:
12575068
Filing Dt:
10/07/2009
Publication #:
Pub Dt:
04/07/2011
Title:
SHAPE CHARACTERIZATION WITH ELLIPTIC FOURIER DESCRIPTOR FOR CONTACT OR ANY CLOSED STRUCTURES ON THE CHIP
12
Patent #:
Issue Dt:
01/24/2012
Application #:
12575344
Filing Dt:
10/07/2009
Publication #:
Pub Dt:
04/07/2011
Title:
METHODS FOR FORMING ISOLATED FIN STRUCTURES ON BULK SEMICONDUCTOR MATERIAL
13
Patent #:
Issue Dt:
03/05/2013
Application #:
12575515
Filing Dt:
10/08/2009
Publication #:
Pub Dt:
04/14/2011
Title:
PHOTO-PATTERNABLE DIELECTRIC MATERIALS CURABLE TO POROUS DIELECTRIC MATERIALS, FORMULATIONS, PRECURSORS AND METHODS OF USE THEREOF
14
Patent #:
Issue Dt:
03/20/2012
Application #:
12575962
Filing Dt:
10/08/2009
Publication #:
Pub Dt:
04/14/2011
Title:
SEMICONDUCTOR DEVICE HAVING SILICON ON STRESSED LINER (SOL)
15
Patent #:
Issue Dt:
07/09/2013
Application #:
12575980
Filing Dt:
10/08/2009
Publication #:
Pub Dt:
04/14/2011
Title:
PAD BONDING EMPLOYING A SELF-ALIGNED PLATED LINER FOR ADHESION ENHANCEMENT
16
Patent #:
Issue Dt:
03/27/2012
Application #:
12575989
Filing Dt:
10/08/2009
Publication #:
Pub Dt:
04/14/2011
Title:
EMBEDDED SERIES DEEP TRENCH CAPACITORS AND METHODS OF MANUFACTURE
17
Patent #:
Issue Dt:
03/06/2012
Application #:
12576275
Filing Dt:
10/09/2009
Publication #:
Pub Dt:
04/14/2011
Title:
METHOD AND APPARATUS FOR CONFIGURING A CONTENT-ADDRESSABLE MEMORY (CAM) DESIGN AS BINARY CAM OR TERNARY CAM
18
Patent #:
Issue Dt:
09/17/2013
Application #:
12576597
Filing Dt:
10/09/2009
Publication #:
Pub Dt:
04/14/2011
Title:
MASK PROGRAM DEFECT TEST
19
Patent #:
Issue Dt:
10/04/2011
Application #:
12576987
Filing Dt:
10/09/2009
Publication #:
Pub Dt:
04/14/2011
Title:
SEMICONDUCTOR DEVICE WITH STRESSED FIN SECTIONS, AND RELATED FABRICATION METHODS
20
Patent #:
Issue Dt:
10/16/2012
Application #:
12577259
Filing Dt:
10/12/2009
Publication #:
Pub Dt:
04/14/2011
Title:
NOISE COUPLING REDUCTION AND IMPEDANCE DISCONTINUITY CONTROL IN HIGH-SPEED CERAMIC MODULES
21
Patent #:
Issue Dt:
10/02/2012
Application #:
12577628
Filing Dt:
10/12/2009
Publication #:
Pub Dt:
04/14/2011
Title:
METHODS FOR PROTECTING FILM LAYERS WHILE REMOVING HARDMASKS DURING FABRICATION OF SEMICONDUCTOR DEVICES
22
Patent #:
Issue Dt:
12/20/2011
Application #:
12578372
Filing Dt:
10/13/2009
Publication #:
Pub Dt:
04/14/2011
Title:
MANAGING AVAILABILITY OF A COMPONENT HAVING A CLOSED ADDRESS SPACE
23
Patent #:
Issue Dt:
07/10/2012
Application #:
12579089
Filing Dt:
10/14/2009
Publication #:
Pub Dt:
04/14/2011
Title:
WORD-LINE LEVEL SHIFT CIRCUIT
24
Patent #:
Issue Dt:
09/17/2013
Application #:
12579124
Filing Dt:
10/14/2009
Publication #:
Pub Dt:
04/14/2011
Title:
REAL-TIME PERFORMANCE MODELING OF SOFTWARE SYSTEMS WITH MULTI-CLASS WORKLOAD
25
Patent #:
Issue Dt:
08/14/2012
Application #:
12579216
Filing Dt:
10/14/2009
Publication #:
Pub Dt:
04/14/2011
Title:
METHODS RELATING TO CAPACITIVE MONITORING OF LAYER CHARACTERISTICS DURING BACK END-OF-THE-LINE PROCESSING
26
Patent #:
Issue Dt:
10/23/2012
Application #:
12579442
Filing Dt:
10/15/2009
Publication #:
Pub Dt:
04/21/2011
Title:
SAT-BASED SYNTHESIS OF A CLOCK GATING FUNCTION
27
Patent #:
Issue Dt:
09/18/2012
Application #:
12579654
Filing Dt:
10/15/2009
Publication #:
Pub Dt:
05/06/2010
Title:
SEMICONDUCTOR DEVICE COMPRISING EFUSES OF ENHANCED PROGRAMMING EFFICIENCY
28
Patent #:
Issue Dt:
12/04/2012
Application #:
12580330
Filing Dt:
10/16/2009
Publication #:
Pub Dt:
04/21/2011
Title:
TECHNIQUES FOR ANALYSIS OF LOGIC DESIGNS WITH TRANSIENT LOGIC
29
Patent #:
Issue Dt:
07/31/2012
Application #:
12581440
Filing Dt:
10/19/2009
Publication #:
Pub Dt:
04/21/2011
Title:
SRAM DELAY CIRCUIT THAT TRACKS BITCELL CHARACTERISTICS
30
Patent #:
Issue Dt:
10/11/2011
Application #:
12581924
Filing Dt:
10/20/2009
Publication #:
Pub Dt:
04/21/2011
Title:
STRUCTURE AND METHOD FOR MANUFACTURING ASYMMETRIC DEVICES
31
Patent #:
Issue Dt:
10/16/2012
Application #:
12582139
Filing Dt:
10/20/2009
Publication #:
Pub Dt:
04/21/2011
Title:
APPLICATION OF CLUSTER BEAM IMPLANTATION FOR FABRICATING THRESHOLD VOLTAGE ADJUSTED FETS
32
Patent #:
Issue Dt:
06/12/2012
Application #:
12583030
Filing Dt:
08/12/2009
Publication #:
Pub Dt:
12/10/2009
Title:
METHODS OF FABRICATING PLASTICIZED, ANTIPLASTICIZED AND CRYSTALLINE CONDUCTING POLYMERS AND PRECURSORS THEREOF
33
Patent #:
Issue Dt:
12/13/2011
Application #:
12603353
Filing Dt:
10/21/2009
Publication #:
Pub Dt:
02/25/2010
Title:
SEMICONDUCTOR DEVICE AND METHODS FOR FABRICATING SAME
34
Patent #:
Issue Dt:
10/30/2012
Application #:
12603567
Filing Dt:
10/21/2009
Publication #:
Pub Dt:
04/21/2011
Title:
SPIN-MOUNTED FABRICATION OF INJECTION MOLDED MICRO-OPTICS
35
Patent #:
Issue Dt:
01/24/2012
Application #:
12603569
Filing Dt:
10/21/2009
Publication #:
Pub Dt:
04/21/2011
Title:
FABRICATION OF OPTICAL FILTERS INTEGRATED WITH INJECTION MOLDED MICROLENSES
36
Patent #:
Issue Dt:
04/28/2015
Application #:
12603668
Filing Dt:
10/22/2009
Publication #:
Pub Dt:
04/28/2011
Title:
CREATING EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR (ETSOI) HAVING SUBSTANTIALLY UNIFORM THICKNESS
37
Patent #:
Issue Dt:
02/28/2012
Application #:
12603671
Filing Dt:
10/22/2009
Publication #:
Pub Dt:
04/28/2011
Title:
METHOD OF CREATING AN EXTREMELY THIN SEMICONDUCTOR-ON- INSULATOR (ETSOI) LAYER HAVING A UNIFORM THICKNESS
38
Patent #:
Issue Dt:
10/30/2012
Application #:
12603679
Filing Dt:
10/22/2009
Publication #:
Pub Dt:
04/28/2011
Title:
SYSTEM AND METHOD FOR CORRECTING SYSTEMATIC PARAMETRIC VARIATIONS ON INTEGRATED CIRCUIT CHIPS IN ORDER TO MINIMIZE CIRCUIT LIMITED YIELD LOSS
39
Patent #:
Issue Dt:
02/07/2012
Application #:
12603737
Filing Dt:
10/22/2009
Publication #:
Pub Dt:
04/28/2011
Title:
FORMING AN EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR (ETSOI) LAYER
40
Patent #:
Issue Dt:
06/26/2012
Application #:
12603838
Filing Dt:
10/22/2009
Publication #:
Pub Dt:
02/18/2010
Title:
TRIPLE GATE AND DOUBLE GATE FINFETS WITH DIFFERENT VERTICAL DIMENSION FINS
41
Patent #:
Issue Dt:
04/26/2011
Application #:
12604281
Filing Dt:
10/22/2009
Publication #:
Pub Dt:
04/28/2011
Title:
METHODS FOR PROTECTING GATE STACKS DURING FABRICATION OF SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICES FABRICATED FROM SUCH METHODS
42
Patent #:
Issue Dt:
05/31/2011
Application #:
12604614
Filing Dt:
10/23/2009
Publication #:
Pub Dt:
04/28/2011
Title:
SOLID STATE DRIVE WITH FLASH SPARING
43
Patent #:
Issue Dt:
11/11/2014
Application #:
12604703
Filing Dt:
10/23/2009
Publication #:
Pub Dt:
06/03/2010
Title:
MICROSTRUCTURE DEVICE INCLUDING A METALLIZATION STRUCTURE WITH SELF-ALIGNED AIR GAPS BETWEEN CLOSELY SPACED METAL LINES
44
Patent #:
Issue Dt:
03/26/2013
Application #:
12605417
Filing Dt:
10/26/2009
Publication #:
Pub Dt:
04/28/2011
Title:
DYNAMICALLY RECONFIGURABLE SELF-MONITORING CIRCUIT
45
Patent #:
Issue Dt:
12/24/2013
Application #:
12605523
Filing Dt:
10/26/2009
Publication #:
Pub Dt:
04/28/2011
Title:
NANOWIRE STRESS SENSORS, STRESS SENSOR INTEGRATED CIRCUITS, AND DESIGN STRUCTURES FOR A STRESS SENSOR INTEGRATED CIRCUIT
46
Patent #:
Issue Dt:
10/11/2011
Application #:
12607104
Filing Dt:
10/28/2009
Publication #:
Pub Dt:
04/28/2011
Title:
BI-LAYER NFET EMBEDDED STRESSOR ELEMENT AND INTEGRATION TO ENHANCE DRIVE CURRENT
47
Patent #:
Issue Dt:
02/21/2012
Application #:
12607116
Filing Dt:
10/28/2009
Publication #:
Pub Dt:
04/28/2011
Title:
HIGH-DRIVE CURRENT MOSFET
48
Patent #:
Issue Dt:
11/13/2012
Application #:
12607258
Filing Dt:
10/28/2009
Publication #:
Pub Dt:
04/28/2011
Title:
SURFACE CHARGE ENABLED NANOPOROUS SEMI-PERMEABLE MEMBRANE FOR DESALINATION
49
Patent #:
Issue Dt:
04/17/2012
Application #:
12608368
Filing Dt:
10/29/2009
Publication #:
Pub Dt:
05/05/2011
Title:
HYBRID BONDING INTERFACE FOR 3-DIMENSIONAL CHIP INTEGRATION
50
Patent #:
Issue Dt:
07/31/2012
Application #:
12608377
Filing Dt:
10/29/2009
Publication #:
Pub Dt:
05/05/2011
Title:
INTERCONNECT STRUCTURE HAVING A VIA WITH A VIA GOUGING FEATURE AND DIELECTRIC LINER SIDEWALLS FOR BEOL INTEGRATION
51
Patent #:
Issue Dt:
06/14/2011
Application #:
12608518
Filing Dt:
10/29/2009
Publication #:
Pub Dt:
02/25/2010
Title:
COUPLING DEVICE FOR USE IN OPTICAL WAVEGUIDES
52
Patent #:
Issue Dt:
12/25/2012
Application #:
12610090
Filing Dt:
10/30/2009
Publication #:
Pub Dt:
05/05/2011
Title:
METHOD AND APPARATUS FOR SELECTING PATHS FOR USE IN AT-SPEED TESTING
53
Patent #:
Issue Dt:
07/15/2014
Application #:
12610291
Filing Dt:
10/31/2009
Publication #:
Pub Dt:
05/05/2011
Title:
Yield Computation and Optimization for Selective Voltage Binning
54
Patent #:
Issue Dt:
04/26/2011
Application #:
12610563
Filing Dt:
11/02/2009
Publication #:
Pub Dt:
02/25/2010
Title:
METHOD OF FORMING A SEMICONDUCTOR STRUCTURE
55
Patent #:
Issue Dt:
01/15/2013
Application #:
12610630
Filing Dt:
11/02/2009
Publication #:
Pub Dt:
02/25/2010
Title:
SERIAL IRRADIATION OF A SUBSTRATE BY MULTIPLE RADIATION SOURCES
56
Patent #:
Issue Dt:
10/16/2012
Application #:
12610679
Filing Dt:
11/02/2009
Publication #:
Pub Dt:
05/05/2011
Title:
METHOD FOR REWORKING ANTIREFLECTIVE COATING OVER SEMICONDUCTOR SUBSTRATE
57
Patent #:
Issue Dt:
10/30/2012
Application #:
12611043
Filing Dt:
11/02/2009
Publication #:
Pub Dt:
05/05/2011
Title:
ALKALINE RINSE AGENTS FOR USE IN LITHOGRAPHIC PATTERNING
58
Patent #:
Issue Dt:
12/24/2013
Application #:
12611421
Filing Dt:
11/03/2009
Publication #:
Pub Dt:
05/05/2011
Title:
UTILIZATION OF ORGANIC BUFFER LAYER TO FABRICATE HIGH PERFORMANCE CARBON NANOELECTRONIC DEVICES
59
Patent #:
Issue Dt:
07/03/2012
Application #:
12611519
Filing Dt:
11/03/2009
Publication #:
Pub Dt:
02/25/2010
Title:
APPARATUS FOR THERMAL CHARACTERIZATION UNDER NON-UNIFORM HEAT LOAD
60
Patent #:
Issue Dt:
04/01/2014
Application #:
12611561
Filing Dt:
11/03/2009
Publication #:
Pub Dt:
05/05/2011
Title:
SYSTEMS AND METHODS FOR RESOURCE LEAK DETECTION
61
Patent #:
Issue Dt:
09/20/2011
Application #:
12611946
Filing Dt:
11/04/2009
Publication #:
Pub Dt:
05/05/2011
Title:
STRUCTURE AND METHOD TO FORM A THERMALLY STABLE SILICIDE IN NARROW DIMENSION GATE STACKS
62
Patent #:
Issue Dt:
08/20/2013
Application #:
12611947
Filing Dt:
11/04/2009
Publication #:
Pub Dt:
05/05/2011
Title:
ALIGNMENT METHOD FOR SEMICONDUCTOR PROCESSING
63
Patent #:
Issue Dt:
01/31/2012
Application #:
12612018
Filing Dt:
11/04/2009
Publication #:
Pub Dt:
05/05/2011
Title:
GRAPHENE BASED SWITCHING DEVICE HAVING A TUNABLE BANDGAP
64
Patent #:
Issue Dt:
03/25/2014
Application #:
12612035
Filing Dt:
11/04/2009
Publication #:
Pub Dt:
02/25/2010
Title:
ASYMMETRIC MULTI-GATED TRANSISTOR AND METHOD FOR FORMING
65
Patent #:
Issue Dt:
05/01/2012
Application #:
12612258
Filing Dt:
11/04/2009
Publication #:
Pub Dt:
05/05/2011
Title:
TEMPLATE-REGISTERED DIBLOCK COPOLYMER MASK FOR MRAM DEVICE FORMATION
66
Patent #:
Issue Dt:
06/02/2015
Application #:
12612624
Filing Dt:
11/04/2009
Publication #:
Pub Dt:
05/05/2011
Title:
SYSTEM AND METHOD FOR PROVIDING QUALITY-OF-SERVICES IN A MULTI-EVENT PROCESSING ENVIRONMENT
67
Patent #:
Issue Dt:
11/09/2010
Application #:
12612743
Filing Dt:
11/05/2009
Publication #:
Pub Dt:
02/25/2010
Title:
METHOD OF FABRICATING A HIGH Q FACTOR INTEGRATED CIRCUIT INDUCTOR
68
Patent #:
Issue Dt:
08/02/2011
Application #:
12612957
Filing Dt:
11/05/2009
Publication #:
Pub Dt:
02/25/2010
Title:
DOUBLE-SIDED INTEGRATED CIRCUIT CHIPS
69
Patent #:
Issue Dt:
10/30/2012
Application #:
12613551
Filing Dt:
11/06/2009
Publication #:
Pub Dt:
05/12/2011
Title:
CAPPING OF COPPER INTERCONNECT LINES IN INTEGRATED CIRCUIT DEVICES
70
Patent #:
Issue Dt:
11/19/2013
Application #:
12613574
Filing Dt:
11/06/2009
Publication #:
Pub Dt:
05/12/2011
Title:
HYBRID DOUBLE BOX BACK GATE SILICON-ON-INSULATOR WAFERS WITH ENHANCED MOBILITY CHANNELS
71
Patent #:
Issue Dt:
12/04/2012
Application #:
12613800
Filing Dt:
11/06/2009
Publication #:
Pub Dt:
05/12/2011
Title:
BILAYER SYSTEMS INCLUDING A POLYDIMETHYLGLUTARIMIDE-BASED BOTTOM LAYER AND COMPOSITIONS THEREOF
72
Patent #:
Issue Dt:
09/11/2012
Application #:
12614224
Filing Dt:
11/06/2009
Publication #:
Pub Dt:
05/12/2011
Title:
AXIOCENTRIC SCRUBBING LAND GRID ARRAY CONTACTS AND METHODS FOR FABRICATION
73
Patent #:
Issue Dt:
02/24/2015
Application #:
12614231
Filing Dt:
11/06/2009
Publication #:
Pub Dt:
05/12/2011
Title:
METALLURGICAL CLAMSHELL METHODS FOR MICRO LAND GRID ARRAY FABRICATION
74
Patent #:
Issue Dt:
08/09/2011
Application #:
12614906
Filing Dt:
11/09/2009
Publication #:
Pub Dt:
05/12/2011
Title:
HIGH-K/METAL GATE CMOS FINFET WITH IMPROVED PFET THRESHOLD VOLTAGE
75
Patent #:
Issue Dt:
01/01/2013
Application #:
12614952
Filing Dt:
11/09/2009
Publication #:
Pub Dt:
05/12/2011
Title:
ANGLE ION IMPLANT TO RE-SHAPE SIDEWALL IMAGE TRANSFER PATTERNS
76
Patent #:
Issue Dt:
06/23/2015
Application #:
12615175
Filing Dt:
11/09/2009
Publication #:
Pub Dt:
05/12/2011
Title:
Lock and Key Through-Via Method for Wafer Level 3D Integration and Structures Produced Thereby
77
Patent #:
Issue Dt:
02/21/2012
Application #:
12615354
Filing Dt:
11/10/2009
Publication #:
Pub Dt:
05/12/2011
Title:
AIR GAP INTERCONNECT STRUCTURES AND METHODS FOR FORMING THE SAME
78
Patent #:
Issue Dt:
11/20/2012
Application #:
12615358
Filing Dt:
11/10/2009
Publication #:
Pub Dt:
05/12/2011
Title:
NONVOLATILE NANO-ELECTROMECHANICAL SYSTEM DEVICE
79
Patent #:
Issue Dt:
01/22/2013
Application #:
12615796
Filing Dt:
11/10/2009
Publication #:
Pub Dt:
05/12/2011
Title:
METAL CAPACITOR DESIGN FOR IMPROVED RELIABILITY AND GOOD ELECTRICAL CONNECTION
80
Patent #:
Issue Dt:
02/19/2013
Application #:
12615856
Filing Dt:
11/10/2009
Publication #:
Pub Dt:
05/12/2011
Title:
CIRCUIT AND METHOD FOR EFFICIENT MEMORY REPAIR
81
Patent #:
Issue Dt:
05/10/2011
Application #:
12616259
Filing Dt:
11/11/2009
Publication #:
Pub Dt:
05/12/2011
Title:
PROCESS FOR REVERSING TONE OF PATTERNS ON INTEGERATED CIRCUIT AND STRUCTURAL PROCESS FOR NANOSCALE FABRICATION
82
Patent #:
Issue Dt:
10/18/2011
Application #:
12616389
Filing Dt:
11/11/2009
Publication #:
Pub Dt:
05/12/2011
Title:
DAMASCENE GATE HAVING PROTECTED SHORTING REGIONS
83
Patent #:
Issue Dt:
08/28/2012
Application #:
12616534
Filing Dt:
11/11/2009
Publication #:
Pub Dt:
05/12/2011
Title:
METHODS AND SYSTEMS FOR VARIABLE GROUP SELECTION AND TEMPORAL CAUSAL MODELING
84
Patent #:
Issue Dt:
11/13/2012
Application #:
12616861
Filing Dt:
11/12/2009
Publication #:
Pub Dt:
05/12/2011
Title:
BI-DIRECTIONAL SELF-ALIGNED FET CAPACITOR
85
Patent #:
Issue Dt:
09/24/2013
Application #:
12616941
Filing Dt:
11/12/2009
Publication #:
Pub Dt:
05/12/2011
Title:
SINGLE METAL GATE CMOS INTEGRATION BY INTERMIXING POLARITY SPECIFIC CAPPING LAYERS
86
Patent #:
Issue Dt:
01/08/2013
Application #:
12616965
Filing Dt:
11/12/2009
Publication #:
Pub Dt:
05/12/2011
Title:
PIEZORESISTIVE STRAIN SENSOR BASED NANOWIRE MECHANICAL OSCILLATOR
87
Patent #:
Issue Dt:
09/10/2013
Application #:
12617084
Filing Dt:
11/12/2009
Publication #:
Pub Dt:
05/12/2011
Title:
BORDERLESS CONTACTS FOR SEMICONDUCTOR DEVICES
88
Patent #:
Issue Dt:
01/31/2012
Application #:
12617770
Filing Dt:
11/13/2009
Publication #:
Pub Dt:
05/19/2011
Title:
SELF-ALIGNED GRAPHENE TRANSISTOR
89
Patent #:
Issue Dt:
02/28/2012
Application #:
12618830
Filing Dt:
11/16/2009
Publication #:
Pub Dt:
05/19/2011
Title:
MIM CAPACITOR STRUCTURE IN FEOL AND RELATED METHOD
90
Patent #:
Issue Dt:
07/23/2013
Application #:
12618871
Filing Dt:
11/16/2009
Publication #:
Pub Dt:
05/19/2011
Title:
ISOLATION STRUCTURES FOR SOI DEVICES WITH ULTRATHIN SOI AND ULTRATHIN BOX
91
Patent #:
Issue Dt:
11/22/2011
Application #:
12618895
Filing Dt:
11/16/2009
Publication #:
Pub Dt:
05/19/2011
Title:
EMBEDDED PHOTODETECTOR APPARATUS IN A 3D CMOS CHIP STACK
92
Patent #:
Issue Dt:
09/25/2012
Application #:
12619209
Filing Dt:
11/16/2009
Publication #:
Pub Dt:
05/19/2011
Title:
CONTROL OF THRESHOLD VOLTAGES IN HIGH-K METAL GATE STACK AND STRUCTURES FOR CMOS DEVICES
93
Patent #:
Issue Dt:
06/28/2016
Application #:
12619285
Filing Dt:
11/16/2009
Publication #:
Pub Dt:
05/19/2011
Title:
SOI CMOS STRUCTURE HAVING PROGRAMMABLE FLOATING BACKPLATE
94
Patent #:
Issue Dt:
01/28/2014
Application #:
12619298
Filing Dt:
11/16/2009
Publication #:
Pub Dt:
05/19/2011
Title:
METHODS FOR PHOTO-PATTERNABLE LOW-K (PPLK) INTEGRATION WITH CURING AFTER PATTERN TRANSFER
95
Patent #:
Issue Dt:
03/06/2012
Application #:
12619375
Filing Dt:
11/16/2009
Publication #:
Pub Dt:
05/19/2011
Title:
SELF-ALIGNED LOWER BOTTOM ELECTRODE
96
Patent #:
Issue Dt:
01/01/2013
Application #:
12619771
Filing Dt:
11/17/2009
Publication #:
Pub Dt:
05/19/2011
Title:
NON VOLATILE CELL AND ARCHITECTURE WITH SINGLE BIT RANDOM ACCESS READ, PROGRAM AND ERASE
97
Patent #:
Issue Dt:
07/29/2014
Application #:
12620083
Filing Dt:
11/17/2009
Publication #:
Pub Dt:
06/03/2010
Title:
MULTIPLE GATE TRANSISTOR HAVING HOMOGENOUSLY SILICIDED FIN END PORTIONS
98
Patent #:
Issue Dt:
11/06/2012
Application #:
12620234
Filing Dt:
11/17/2009
Publication #:
Pub Dt:
05/19/2011
Title:
STRUCTURE AND METHOD TO OBTAIN EOT SCALED DIELECTRIC STACKS
99
Patent #:
Issue Dt:
03/18/2014
Application #:
12620320
Filing Dt:
11/17/2009
Publication #:
Pub Dt:
05/19/2011
Title:
FABRICATION OF GRAPHENE NANOELECTRONIC DEVICES ON SOI STRUCTURES
100
Patent #:
Issue Dt:
04/12/2011
Application #:
12620629
Filing Dt:
11/18/2009
Publication #:
Pub Dt:
03/18/2010
Title:
SEMICONDUCTOR STRUCTURE INCLUDING MIXED RARE EARTH OXIDE FORMED ON SILICON
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/22/2024 02:23 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT