|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13031693
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR EXTRACTING COMPACT MODELS FOR CIRCUIT SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13031754
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
METHOD, SYSTEM, AND DESIGN STRUCTURE FOR MAKING VOLTAGE ENVIRONMENT CONSISTENT FOR REUSED SUB MODULES IN CHIP DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13032361
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
MANAGING CONCURRENT ACCESSES TO A CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
13032710
|
Filing Dt:
|
02/23/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING METAL-BASED EFUSES OF ENHANCED PROGRAMMING EFFICIENCY BY ENHANCING HEAT GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13034777
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
INCREASING ROBUSTNESS OF A DUAL STRESS LINER APPROACH IN A SEMICONDUCTOR DEVICE BY APPLYING A WET CHEMISTRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13034902
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
METHODS FOR FABRICATING A CMOS INTEGRATED CIRCUIT HAVING A DUAL STRESS LAYER (DSL)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13034936
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
WRITE BANDWIDTH IN A MEMORY CHARACTERIZED BY A VARIABLE WRITE TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
13035100
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
USE OF SYMMETRIC RESISTIVE MEMORY MATERIAL AS A DIODE TO DRIVE SYMMETRIC OR ASYMMETRIC RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13035549
|
Filing Dt:
|
02/25/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
DESIGN STRUCTURE AND METHOD FOR A SILICON CONTROLLED RECTIFIER (SCR) STRUCTURE FOR SOI TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13036113
|
Filing Dt:
|
02/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
FILLING NARROW OPENINGS USING ION BEAM ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
13037485
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
ASYMMETRIC JUNCTION FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
13037608
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
FORMATION OF IMPROVED SOI SUBSTRATES USING BULK SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13037944
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
GROWING COMPRESSIVELY STRAINED SILICON DIRECTLY ON SILICON AT LOW TEMPERATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13038467
|
Filing Dt:
|
03/02/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHODS FOR FORMING A BONDED SEMICONDUCTOR SUBSTRATE INCLUDING A COOLING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13039003
|
Filing Dt:
|
03/02/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
OPTICAL INTERCONNECT USING OPTICAL TRANSMITTER PRE-DISTORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13039475
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
MULTILAYER-INTERCONNECTION FIRST INTEGRATION SCHEME FOR GRAPHENE AND CARBON NANOTUBE TRANSISTOR BASED INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13039933
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
APPARATUS AND METHOD FOR SEPARATING SOLIDS FROM A SOLIDS LADEN DRILLING FLUID
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13040399
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING METALLIZATION LAYERS OF REDUCED INTERLAYER CAPACITANCE BY REDUCING THE AMOUNT OF ETCH STOP MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
13040429
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
PROGRAMMABLE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13040482
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
WEAR-FOCUSING OF NON-VOLATILE MEMORIES FOR IMPROVED ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13040531
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
BAD BLOCK MANAGEMENT FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13040975
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A CAPACITOR FORMED IN THE METALLIZATION SYSTEM BASED ON DUMMY METAL FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13041226
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
SPIN-CURRENT SWITCHED MAGNETIC MEMORY ELEMENT SUITABLE FOR CIRCUIT INTEGRATION AND METHOD OF FABRICATING THE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13041248
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROVIDING AN IMPROVED STORE-IN CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13041740
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
SEMICONDUCTOR NANOSTRUCTURES, SEMICONDUCTOR DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13041754
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
SEMICONDUCTOR NANOSTRUCTURES, SEMICONDUCTOR DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13042881
|
Filing Dt:
|
03/08/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
SELECTABLE REPAIR PASS MASKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13042902
|
Filing Dt:
|
03/08/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
METHODS OF FABRICATING A BIPOLAR JUNCTION TRANSISTOR WITH A SELF-ALIGNED EMITTER AND BASE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13043749
|
Filing Dt:
|
03/09/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
HIGH MEMORY DENSITY, HIGH INPUT/OUTPUT BANDWIDTH LOGIC-MEMORY STRUCTURE AND ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
13045679
|
Filing Dt:
|
03/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
STRESS ENHANCED TRANSISTOR DEVICES AND METHODS OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13045756
|
Filing Dt:
|
03/11/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
SELECTIVE FLOATING BODY SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13045784
|
Filing Dt:
|
03/11/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
SELECTIVE FLOATING BODY SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
13046084
|
Filing Dt:
|
03/11/2011
|
Title:
|
LOW CAPACITANCE HI-K DUAL WORK FUNCTION METAL GATE BODY-CONTACTED FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13046377
|
Filing Dt:
|
03/11/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
DRAIN-PUMPED SUB-HARMONIC MIXER FOR MILLIMETER WAVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13046902
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13047037
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
LITHOGRAPHY FOR PRINTING CONSTANT LINE WIDTH FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
13047120
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
PHOTOSENSITIVE SELF-ASSEMBLED MONOLAYER FOR SELECTIVE PLACEMENT OF HYDROPHILIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
13047132
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
FIN FET DEVICE WITH INDEPENDENT CONTROL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13048170
|
Filing Dt:
|
03/15/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
HIGH-K METAL GATE CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13048366
|
Filing Dt:
|
03/15/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
VERTICAL POLYSILICON-GERMANIUM HETEROJUNCTION BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13049491
|
Filing Dt:
|
03/16/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
HYBRID MOSFET STRUCTURE HAVING DRAIN SIDE SCHOTTKY JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13049933
|
Filing Dt:
|
03/17/2011
|
Title:
|
PROTECTING EXPOSED METAL GATE STRUCTURES FROM ETCHING PROCESSES IN INTEGRATED CIRCUIT MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13050052
|
Filing Dt:
|
03/17/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVING STORAGE LATCH SUSCEPTIBILITY TO SINGLE EVENT UPSETS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13050101
|
Filing Dt:
|
03/17/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR WITH VARIABLE CHANNEL THICKNESS FOR THRESHOLD VOLTAGE TUNING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13050519
|
Filing Dt:
|
03/17/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
POLYMERIC MATERIAL, METHOD OF FORMING THE POLYMERIC MATERIAL, AND MEHTOD OF FORMING A THIN FILM USING THE POLYMERIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13051431
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
METHOD FOR RECONSTRUCTING TWO-DIMENSIONAL CHEMICAL MAPS FROM ELECTRON SPECTROSCOPY LINE SCANS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13051510
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
DAMASCENE METAL GATE AND SHIELD STRUCTURE, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13051707
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
NITRIDE GATE DIELECTRIC FOR GRAPHENE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13052583
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
Shallow Source and Drain Architecture in an Active Region of a Semiconductor Device Having a Pronounced Surface Topography by Tilted Implantation
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13052956
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD OF MANUFACTURING AN INTERCONNECT STRUCTURE FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
13052969
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
TRANSISTOR DEVICE HAVING ASYMMETRIC EMBEDDED STRAIN ELEMENTS AND RELATED MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13053138
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
COMPOSITE MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13053803
|
Filing Dt:
|
03/22/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
WAFER EDGE CONDITIONING FOR THINNED WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13069411
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
LAYOUT DETERMINING FOR WIDE WIRE ON-CHIP INTERCONNECT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13069488
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
SHRINKAGE OF CRITICAL DIMENSIONS IN A SEMICONDUCTOR DEVICE BY SELECTIVE GROWTH OF A MASK MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13069653
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
PHASE PROFILE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13070568
|
Filing Dt:
|
03/24/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
SELF-ALIGNED DUAL DEPTH ISOLATION AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
13071894
|
Filing Dt:
|
03/25/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
REWORKABLE ELECTRONIC DEVICE ASSEMBLY AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
13072023
|
Filing Dt:
|
03/25/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
ANTI-FUSE DEVICE STRUCTURE AND ELECTROPLATING CIRCUIT STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13072502
|
Filing Dt:
|
03/25/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
METHODS FOR FORMING COPPER DIFFUSION BARRIERS FOR SEMICONDUCTOR INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13073103
|
Filing Dt:
|
03/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
DRAM WITH SCHOTTKY BARRIER FET AND MIM TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
13073110
|
Filing Dt:
|
03/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
FABRICATION OF DEVICES HAVING DIFFERENT INTERFACIAL OXIDE THICKNESS VIA LATERAL OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13073151
|
Filing Dt:
|
03/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
FORMING BORDERLESS CONTACT FOR TRANSISTORS IN A REPLACEMENT METAL GATE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13074854
|
Filing Dt:
|
03/29/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
SELF-ALIGNED III-V FIELD EFFECT TRANSISTOR (FET), INTEGRATED CIRCUIT (IC) CHIP WITH SELF-ALIGNED III-V FETS AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
13075271
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
DEEP TRENCH CAPACITOR FOR SOI CMOS DEVICES FOR SOFT ERROR IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13075443
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
STRUCTURE AND PROCESS FOR METAL FILL IN REPLACEMENT METAL GATE INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
13075552
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
SOI BODY CONTACT USING E-DRAM TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13076192
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANUFACTURING ELECTRONIC INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13076781
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
TUNABLE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13076881
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
CONTROLLED ELECTROPLATED SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13077216
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
METHOD OF PLACING A SEMICONDUCTING NANOSTRUCTURE AND SEMICONDUCTOR DEVICE INCLUDING THE SEMICONDUCTING NANOSTRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
13077765
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
MULTI-CORE FIBER OPTICAL COUPLING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13078305
|
Filing Dt:
|
04/01/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
MULTILAYERED LOW K CAP WITH CONFORMAL GAP FILL AND UV STABLE COMPRESSIVE STRESS PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13079341
|
Filing Dt:
|
04/04/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
Reduced STI Loss for Superior Surface Planarity of Embedded Stressors in Densely Packed Semiconductor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13079492
|
Filing Dt:
|
04/04/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
MOL INSITU PT REWORK SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13079647
|
Filing Dt:
|
04/04/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
METHODS FOR FABRICATING A PHOTOLITHOGRAPHIC MASK AND FOR FABRICATING A SEMICONDUCTOR INTEGRATED CIRCUIT USING SUCH A MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13079842
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
Dynamically Tune Power Proxy Architectures
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13080019
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
ELECTRICAL FUSE FORMED BY REPLACEMENT METAL GATE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13080055
|
Filing Dt:
|
04/05/2011
|
Title:
|
DATA STRUCTURE FOR DESCRIBING MBIST ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13080084
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
Method of Removing High-K Dielectric Layer on Sidewalls of Gate Structure
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13080105
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SOLDER BALL CONTACT SUSCEPTIBLE TO LOWER STRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
13080326
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13080390
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SEMICONDUCTOR NANOWIRE STRUCTURE REUSING SUSPENSION PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
13080716
|
Filing Dt:
|
04/06/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
METAL WIRING STRUCTURE FOR INTEGRATION WITH THROUGH SUBSTRATE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13080773
|
Filing Dt:
|
04/06/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
PROCESSING EXECUTION REQUESTS WITHIN DIFFERENT COMPUTING ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13080962
|
Filing Dt:
|
04/06/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
DUAL METAL AND DUAL DIELECTRIC INTEGRATION FOR METAL HIGH-K FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13082298
|
Filing Dt:
|
04/07/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MANAGING COMPUTING SYSTEMS UTILIZING AUGMENTED REALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13082867
|
Filing Dt:
|
04/08/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
STRUCTURE AND FABRICATION METHOD OF TUNNEL FIELD EFFECT TRANSISTOR WITH INCREASED DRIVE CURRENT AND REDUCED GATE INDUCED DRAIN LEAKAGE (GIDL)
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13083803
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
THERMAL EXPANSION CONTROL EMPLOYING PLATELET FILLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
13083893
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE EXHIBITING REDUCED PARASITICS AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13084088
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
PORE PHASE CHANGE MATERIAL CELL FABRICATED FROM RECESSED PILLAR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13084435
|
Filing Dt:
|
04/11/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
ROBOTIC DEVICE FOR SUBSTRATE TRANSFER APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13085154
|
Filing Dt:
|
04/12/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
BIODEGRADABLE SMART SENSOR FOR MESH NETWORK APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13085511
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
Method And Structure For Compound Semiconductor Contact
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13085632
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13085717
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
OPTICAL COUPLING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13085970
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
PASSIVE DEVICES FABRICATED ON GLASS SUBSTRATES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13086459
|
Filing Dt:
|
04/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
MOSFET with Recessed channel FILM and Abrupt Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13086516
|
Filing Dt:
|
04/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
Stabilized Metal Silicides in Silicon-Germanium Regions of Transistor Elements
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13087464
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
BONDING CONTROLLER GUIDED ASSESSMENT AND OPTIMIZATIONFOR CHIP-TO-CHIP STACKING
|
|