|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13088054
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
INTERCONNECT STRUCTURE AND METHOD FOR FABRICATING ON-CHIP INTERCONNECT STRUCTURES BY IMAGE REVERSAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13088083
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
METHOD FOR FORMING SELF-ALIGNED AIRGAP INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13088110
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
MIDDLE OF LINE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
13088339
|
Filing Dt:
|
04/16/2011
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
TECHNIQUES FOR THREE-DIMENSIONAL CIRCUIT INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13088376
|
Filing Dt:
|
04/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
SOI DEVICE WITH DTI AND STI
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13088663
|
Filing Dt:
|
04/18/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH DUAL TRENCH REGIONS AND METHODS OF MANUFACTURING THE SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
13088727
|
Filing Dt:
|
04/18/2011
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
MICRO-FLUIDIC INJECTION MOLDED SOLDER (IMS)
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13088766
|
Filing Dt:
|
04/18/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
GRAPHENE NANORIBBONS AND CARBON NANOTUBES FABRICATED FROM SIC FINS OR NANOWIRE TEMPLATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
13089799
|
Filing Dt:
|
04/19/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
EARLY EMBEDDED SILICON GERMANIUM WITH INSITU BORON DOPING AND OXIDE/NITRIDE PROXIMITY SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13091292
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
EDRAM HAVING DYNAMIC RETENTION AND PERFORMANCE TRADEOFF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13092247
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
RESONANCE NANOELECTROMECHANICAL SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13092424
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
SELF-SEALED FLUIDIC CHANNELS FOR NANOPORE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13092815
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
IN-SITU MEASUREMENT OF FEATURE DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13093034
|
Filing Dt:
|
04/25/2011
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SILICON-ON-INSULATOR SUBSTRATE WITH BUILT-IN SUBSTRATE JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
13094144
|
Filing Dt:
|
04/26/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD OF REDUCING CONTAMINATION BY PROVIDING A REMOVABLE POLYMER PROTECTION FILM DURING MICROSTRUCTURE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13095099
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT DESIGN AND SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
13095577
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
NONVOLATIVE MEMORY DEVICE USING SEMICONDUCTOR NANOCRYSTALS AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13095969
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
SILICON CHICKLET PEDESTAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13095973
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
SILICON CHICKLET PEDESTAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13096511
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD TO REDUCE MOL DAMAGE ON NISI
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13096811
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
EQUALIZER COMPUTATION IN A MEDIA SYSTEM USING A DATA SET SEPARATOR SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13096850
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
TAPERED VIA AND MIM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13097193
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
MODEL CHECKING IN STATE TRANSITION MACHINE VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13097307
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD FOR FABRICATION OF CRYSTALLINE DIODES FOR RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13097402
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
DATA ENCODING IN SOLID-STATE STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13097459
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD OF FORMING SILICIDE CONTACTS OF DIFFERENT SHAPES SELECTIVELY ON REGIONS OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13097490
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A STACKED DIE CONFIGURATION INCLUDING AN INTEGRATED PELTIER ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13097712
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
Nanostructured Organosilicates from Thermally Curable Block Copolymers
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13098816
|
Filing Dt:
|
05/02/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
BUFFER PAD IN SOLDER BUMP CONNECTIONS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13099358
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
Calibration Assembly for Aide in Detection of Analytes with Electromagnetic Read-Write Heads
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13099406
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
ASYMMETRIC SOURCE AND DRAIN STRESSOR REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13099692
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH DRAM BIT LINES MADE FROM SAME MATERIAL AS GATE ELECTRODES IN NON-MEMORY REGIONS OF THE DEVICE, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13099767
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
DECOUPLING CAPACITOR INSERTION USING HYPERGRAPH CONNECTIVITY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13099790
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
SCAVANGING METAL STACK FOR A HIGH-K GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13099827
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
TRANSPARENT PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13100026
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
NONCONTACT WRITING OF NANOMETER SCALE MAGNETIC BITS USING HEAT FLOW INDUCED SPIN TORQUE EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
13100133
|
Filing Dt:
|
05/03/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD OF FULL-FIELD SOLDER COVERAGE USING A VACUUM FILL HEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
13100456
|
Filing Dt:
|
05/04/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
REPROGRAMMABLE FUSE STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13100798
|
Filing Dt:
|
05/04/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
METHOD OF FORMING METAL GATES AND METAL CONTACTS IN A COMMON FILL PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13101260
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
CAVITY-FREE INTERFACE BETWEEN EXTENSION REGIONS AND EMBEDDED SILICON-CARBON ALLOY SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13101267
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD OF FORMING A PLANAR FIELD EFFECT TRANSISTOR WITH EMBEDDED AND FACETED SOURCE/DRAIN STRESSORS ON A SILICON-ON-INSULATOR (SOI) WAFER, A PLANAR FIELD EFFECT TRANSISTOR STRUCTURE AND A DESIGN STRUCTURE FOR THE PLANAR FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13101268
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
3-D Integration using Multi Stage Vias
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13101436
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
DATA DEPENDENT SRAM WRITE ASSIST
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13101659
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
METHOD OF INCREASING THE GERMANIUM CONCENTRATION IN A SILICON-GERMANIUM LAYER AND SEMICONDUCTOR DEVICE COMPRISING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13101764
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
REDUCED THRESHOLD VOLTAGE-WIDTH DEPENDENCY AND REDUCED SURFACE TOPOGRAPHY IN TRANSISTORS COMPRISING HIGH-K METAL GATE ELECTRODE STRUCTURES BY A LATE CARBON INCORPORATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
13102007
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
METHOD OF PATTERNING SEMICONDUCTOR STRUCTURE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13102411
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
SELECTIVE SHRINKAGE OF CONTACT ELEMENTS IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13102550
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
CHEMICAL MECHANICAL POLISHING STOP LAYER FOR FULLY AMORPHOUS PHASE CHANGE MEMORY PORE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13102680
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
Process Flow to Reduce Hole Defects in P-Active Regions and to Reduce Across-Wafer Threshold Voltage Scatter
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13102776
|
Filing Dt:
|
05/06/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
TIMING DRIVEN ROUTING IN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13103197
|
Filing Dt:
|
05/09/2011
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
METAL-GATE HIGH-K REFERENCE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13103569
|
Filing Dt:
|
05/09/2011
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
DENSE PITCH BULK FINFET PROCESS BY SELECTIVE EPI AND ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13104542
|
Filing Dt:
|
05/10/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13104591
|
Filing Dt:
|
05/10/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
CARBON FIELD EFFECT TRANSISTORS HAVING CHARGED MONOLAYERS TO REDUCE PARASITIC RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
13107087
|
Filing Dt:
|
05/13/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
PROGRAMMABLE VIA DEVICES IN BACK END OF LINE LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13107355
|
Filing Dt:
|
05/13/2011
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
Title:
|
TABLE-LOOKUP-BASED MODELS FOR YIELD ANALYSIS ACCELERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13107515
|
Filing Dt:
|
05/13/2011
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
TECHNIQUE FOR ENHANCING TRANSISTOR PERFORMANCE BY TRANSISTOR SPECIFIC CONTACT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13108087
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
Method for Forming a Strained Transistor by Stress Memorization Based on a Stressed Implantation Mask
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13108138
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
SELF-ALIGNED METAL GATE CMOS WITH METAL BASE LAYER AND DUMMY GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13108144
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
BARRIER TRENCH STRUCTURE AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13108213
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
INTEGRATED CIRCUIT (IC) CHIP HAVING BOTH METAL AND SILICON GATE FIELD EFFECT TRANSISTORS (FETS) AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13108282
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR (ETSOI) FET WITH A BACK GATE AND REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13108305
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
JUNCTION GATE FIELD EFFECT TRANSISTOR STRUCRURE HAVING N-CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13108363
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
METHOD OF FORMING SPACERS THAT PROVIDE ENHANCED PROTECTION FOR GATE ELECTRODE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13108721
|
Filing Dt:
|
05/16/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
SOFT ERROR RATE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13109869
|
Filing Dt:
|
05/17/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING ENCAPSULATED ISOLATION REGIONS AND RELATED FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13111283
|
Filing Dt:
|
05/19/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING OFFSET PASSIVATION TO REDUCE ELECTROMIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
13111451
|
Filing Dt:
|
05/19/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
CONCURRENT MANAGEMENT CONSOLE OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13111741
|
Filing Dt:
|
05/19/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
FINFET INTEGRATED CIRCUITS AND METHODS FOR THEIR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13112356
|
Filing Dt:
|
05/20/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13112465
|
Filing Dt:
|
05/20/2011
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
Title:
|
SINGLE-CRYSTALLINE SILICON ALKALINE TEXTURING WITH GLYCEROL OR ETHYLENE GLYCOL ADDITIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
13112477
|
Filing Dt:
|
05/20/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
APPARATUS FOR AN ENHANCED MAGNETIC PLATING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13113107
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
IMPLANT DAMAGE CONTROL BY IN-SITU C DOPING DURING SIGE EPITAXY FOR DEVICE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
13113256
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
FIELD-BASED SIMILARITY SEARCH SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13113421
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
CIRCUIT DESIGN CHECKING FOR THREE DIMENSIONAL CHIP TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13113698
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
TRANSISTOR WITH EMBEDDED STRAIN-INDUCING MATERIAL FORMED IN DIAMOND-SHAPED CAVITIES BASED ON A PRE-AMORPHIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13113901
|
Filing Dt:
|
05/23/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13114116
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING HIGH-K METAL GATE ELECTRODE STRUCTURES AND PRECISION EFUSES FORMED IN THE ACTIVE SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13114283
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
STRUCTURE FOR CMOS ETSOI WITH MULTIPLE THRESHOLD VOLTAGES AND ACTIVE WELL BIAS CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
13114342
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
ELECTROMIGRATION RESISTANT ALUMINUM-BASED METAL INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13114543
|
Filing Dt:
|
05/24/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
DUAL CONTACT TRENCH RESISTOR AND CAPACITOR IN SHALLOW TRENCH ISOLATION (STI) AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
13115149
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
COMPUTER PROGRAM PRODUCT FOR CONTROLLING A STORAGE DEVICE HAVING PER-ELEMENT SELECTABLE POWER SUPPLY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13115192
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
INCREASED STABILITY OF A COMPLEX MATERIAL STACK IN A SEMICONDUCTOR DEVICE BY PROVIDING FLUORINE ENRICHED INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13115270
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
METHOD OF PROTECTING STI STRUCTURES FROM EROSION DURING PROCESSING OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13115428
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
PMOS THRESHOLD VOLTAGE CONTROL BY GERMANIUM IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13115492
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
GATE DIELECTRIC BREAKDOWN PROTECTION DURING ESD EVENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13115823
|
Filing Dt:
|
05/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
TECHNIQUE FOR VERIFYING THE MICROSTRUCTURE OF LEAD-FREE INTERCONNECTS IN SEMICONDUCTOR ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13116396
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
SOI RADIO FREQUENCY SWITCH WITH ENHANCED SIGNAL FIDELITY AND ELECTRICAL ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13116416
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
CHARGE BREAKDOWN AVOIDANCE FOR MIM ELEMENTS IN SOI BASE TECHNOLOGY AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13116672
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
METHOD OF FORMING CONTACTS FOR DEVICES WITH MULTIPLE STRESS LINERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13116961
|
Filing Dt:
|
05/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
SEMICONDUCTOR-BASED TEST DEVICE THAT IMPLEMENTS RANDOM LOGIC FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13117249
|
Filing Dt:
|
05/27/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
TRANSISTORS COMPRISING HIGH-K METAL GATE ELECTRODE STRUCTURES AND EMBEDDED STRAIN-INDUCING SEMICONDUCTOR ALLOYS FORMED IN A LATE STAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13118881
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
HIGH DENSITY MEMORY CELLS USING LATERAL EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13135031
|
Filing Dt:
|
06/23/2011
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
METHODS AND APPARATUS FOR SELECTIVE EPITAXY OF SI-CONTAINING MATERIALS AND SUBSTITUTIONALLY DOPED CRYSTALLINE SI-CONTAINING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13149108
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE METAL FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13149797
|
Filing Dt:
|
05/31/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
BEOL STRUCTURES INCORPORATING ACTIVE DEVICES AND MECHANICAL STRENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13150437
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR LATCHUP IMPROVEMENT USING THROUGH WAFER VIA LATCHUP GUARD RING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13150440
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
Si and SiGeC On A Buried Oxide Layer On A Substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13150612
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
STRESS ENHANCED LDMOS TRANSISTOR TO MINIMIZE ON-RESISTANCE AND MAINTAIN HIGH BREAKDOWN VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13150690
|
Filing Dt:
|
06/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
MEMORY PROGRAMMING FOR A PHASE CHANGE MEMORY CELL
|
|