skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
11/12/2013
Application #:
13310796
Filing Dt:
12/05/2011
Publication #:
Pub Dt:
06/06/2013
Title:
METHOD OF REPLACING SILICON WITH METAL IN INTEGRATED CIRCUIT CHIP FABRICATION
2
Patent #:
Issue Dt:
05/13/2014
Application #:
13311785
Filing Dt:
12/06/2011
Publication #:
Pub Dt:
06/06/2013
Title:
Electrical Test Structure for Devices Employing High-K Dielectrics or Metal Gates
3
Patent #:
Issue Dt:
10/15/2013
Application #:
13311832
Filing Dt:
12/06/2011
Publication #:
Pub Dt:
06/06/2013
Title:
STATISTICAL CLOCK CYCLE COMPUTATION
4
Patent #:
Issue Dt:
05/27/2014
Application #:
13312047
Filing Dt:
12/06/2011
Publication #:
Pub Dt:
06/06/2013
Title:
RC-TRIGGERED ESD CLAMP DEVICE WITH FEEDBACK FOR TIME CONSTANT ADJUSTMENT
5
Patent #:
Issue Dt:
05/27/2014
Application #:
13312442
Filing Dt:
12/06/2011
Publication #:
Pub Dt:
06/06/2013
Title:
FORMING STRUCTURES ON RESISTIVE SUBSTRATES
6
Patent #:
Issue Dt:
07/01/2014
Application #:
13313046
Filing Dt:
12/07/2011
Publication #:
Pub Dt:
06/13/2013
Title:
Detecting Leaks In A Fluid Cooling System By Sensing For A Drop Of Fluid Pressure In The System
7
Patent #:
Issue Dt:
05/14/2013
Application #:
13313163
Filing Dt:
12/07/2011
Title:
MICROMECHANICAL DEVICE AND METHODS TO FABRICATE SAME USING HARD MASK RESISTANT TO STRUCTURE RELEASE ETCH
8
Patent #:
Issue Dt:
08/13/2013
Application #:
13314238
Filing Dt:
12/08/2011
Publication #:
Pub Dt:
06/13/2013
Title:
ON-CHIP CAPACITORS IN COMBINATION WITH CMOS DEVICES ON EXTREMELY THIN SEMICONDUCTOR ON INSULATOR (ETSOI) SUBSTRATES
9
Patent #:
Issue Dt:
01/07/2014
Application #:
13314657
Filing Dt:
12/08/2011
Publication #:
Pub Dt:
06/13/2013
Title:
FLASH ARRAY BUILT IN SELF TEST ENGINE WITH TRACE ARRAY AND FLASH METRIC REPORTING
10
Patent #:
Issue Dt:
07/23/2013
Application #:
13315406
Filing Dt:
12/09/2011
Publication #:
Pub Dt:
06/13/2013
Title:
NATIVE THRESHOLD VOLTAGE SWITCHING
11
Patent #:
Issue Dt:
12/17/2013
Application #:
13315604
Filing Dt:
12/09/2011
Publication #:
Pub Dt:
06/13/2013
Title:
FINE GRANULARITY POWER GATING
12
Patent #:
Issue Dt:
12/17/2013
Application #:
13315647
Filing Dt:
12/09/2011
Publication #:
Pub Dt:
06/13/2013
Title:
METAL E-FUSE WITH INTERMETALLIC COMPOUND PROGRAMMING MECHANISM AND METHODS OF MAKING SAME
13
Patent #:
Issue Dt:
07/16/2013
Application #:
13315914
Filing Dt:
12/09/2011
Publication #:
Pub Dt:
06/13/2013
Title:
DISTRIBUTING SPARE LATCH CIRCUITS IN INTEGRATED CIRCUIT DESIGNS
14
Patent #:
Issue Dt:
06/25/2013
Application #:
13315939
Filing Dt:
12/09/2011
Publication #:
Pub Dt:
06/13/2013
Title:
INTEGRATED CIRCUITS FORMED ON STRAINED SUBSTRATES AND INCLUDING RELAXED BUFFER LAYERS AND METHODS FOR THE MANUFACTURE THEREOF
15
Patent #:
Issue Dt:
11/05/2013
Application #:
13316056
Filing Dt:
12/09/2011
Publication #:
Pub Dt:
06/13/2013
Title:
EMBEDDED DYNAMIC RANDOM ACCESS MEMORY DEVICE FORMED IN AN EXTREMELY THIN SEMICONDUCTOR ON INSULATOR (ETSOI) SUBSTRATE
16
Patent #:
Issue Dt:
08/05/2014
Application #:
13316067
Filing Dt:
12/09/2011
Publication #:
Pub Dt:
06/13/2013
Title:
CROSSTALK COMPENSATION FOR HIGH SPEED, REDUCED SWING CIRCUITS
17
Patent #:
Issue Dt:
08/19/2014
Application #:
13316104
Filing Dt:
12/09/2011
Publication #:
Pub Dt:
06/13/2013
Title:
DEEP ISOLATION TRENCH STRUCTURE AND DEEP TRENCH CAPACITOR ON A SEMICONDUCTOR-ON-INSULATOR SUBSTRATE
18
Patent #:
Issue Dt:
01/07/2014
Application #:
13316620
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
06/13/2013
Title:
IIMPLEMENTING ENHANCED APERTURE FUNCTION CALIBRATION FOR LOGIC BUILT IN SELF TEST (LBIST)
19
Patent #:
Issue Dt:
06/10/2014
Application #:
13316635
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
06/13/2013
Title:
Method and Structure For Forming On-Chip High Quality Capacitors With ETSOI Transistors
20
Patent #:
Issue Dt:
04/29/2014
Application #:
13316641
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
06/13/2013
Title:
Method and Structure For Forming ETSOI Capacitors, Diodes, Resistors and Back Gate Contacts
21
Patent #:
Issue Dt:
09/17/2013
Application #:
13316978
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
06/13/2013
Title:
RESIZED WAFER WITH A NEGATIVE PHOTORESIST RING AND DESIGN STRUCTURES THEREOF
22
Patent #:
Issue Dt:
10/30/2012
Application #:
13323033
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
04/05/2012
Title:
STRUCTURE AND METHOD OF FORMING ENHANCED ARRAY DEVICE ISOLATION FOR IMPLANTED PLATE EDRAM
23
Patent #:
Issue Dt:
01/28/2014
Application #:
13323093
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
06/13/2013
Title:
LOCALLY TAILORING CHEMICAL MECHANICAL POLISHING (CMP) POLISH RATE FOR DIELECTRICS
24
Patent #:
Issue Dt:
12/16/2014
Application #:
13323285
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
06/13/2013
Title:
Method of Manufacturing a Film Bulk Acoustic Resonator with a Loading Element
25
Patent #:
Issue Dt:
09/03/2013
Application #:
13323514
Filing Dt:
12/12/2011
Publication #:
Pub Dt:
06/13/2013
Title:
DESIGN STRUCTURE INCLUDING VOLTAGE CONTROLLED NEGATIVE RESISTANCE
26
Patent #:
Issue Dt:
10/21/2014
Application #:
13324092
Filing Dt:
12/13/2011
Publication #:
Pub Dt:
04/19/2012
Title:
REFLECTIVE FILM INTERFACE TO RESTORE TRANSVERSE MAGNETIC WAVE CONTRAST IN LITHOGRAPHIC PROCESSING
27
Patent #:
Issue Dt:
09/11/2012
Application #:
13324499
Filing Dt:
12/13/2011
Publication #:
Pub Dt:
04/05/2012
Title:
METAL WIRING STRUCTURES FOR UNIFORM CURRENT DENSITY IN C4 BALLS
28
Patent #:
Issue Dt:
11/12/2013
Application #:
13324699
Filing Dt:
12/13/2011
Publication #:
Pub Dt:
06/13/2013
Title:
SEMICONDUCTOR DEVICE WITH TRANSISTOR LOCAL INTERCONNECTS
29
Patent #:
Issue Dt:
05/31/2016
Application #:
13324740
Filing Dt:
12/13/2011
Publication #:
Pub Dt:
06/13/2013
Title:
SEMICONDUCTOR DEVICE WITH TRANSISTOR LOCAL INTERCONNECTS
30
Patent #:
Issue Dt:
07/09/2013
Application #:
13325102
Filing Dt:
12/14/2011
Publication #:
Pub Dt:
06/21/2012
Title:
CONSTRUCTING A CLOCK TREE FOR AN INTEGRATED CIRCUIT DESIGN
31
Patent #:
Issue Dt:
07/30/2013
Application #:
13325307
Filing Dt:
12/14/2011
Publication #:
Pub Dt:
04/05/2012
Title:
DYNAMICALLY ADJUSTING PIPELINED DATA PATHS FOR IMPROVED POWER MANAGEMENT
32
Patent #:
Issue Dt:
08/12/2014
Application #:
13326404
Filing Dt:
12/15/2011
Publication #:
Pub Dt:
04/05/2012
Title:
METHOD FOR USING A TOPCOAT COMPOSITION
33
Patent #:
Issue Dt:
05/27/2014
Application #:
13326409
Filing Dt:
12/15/2011
Publication #:
Pub Dt:
06/20/2013
Title:
MICRO-ELECTRO-MECHANICAL STRUCTURE (MEMS) CAPACITOR DEVICES, CAPACITOR TRIMMING THEREOF AND DESIGN STRUCTURES
34
Patent #:
Issue Dt:
04/19/2016
Application #:
13326767
Filing Dt:
12/15/2011
Publication #:
Pub Dt:
05/02/2013
Title:
NON-VOLATILE MEMORY STRUCTURE EMPLOYING HIGH-K GATE DIELECTRIC AND METAL GATE
35
Patent #:
Issue Dt:
12/17/2013
Application #:
13326825
Filing Dt:
12/15/2011
Publication #:
Pub Dt:
06/20/2013
Title:
FETS WITH HYBRID CHANNEL MATERIALS
36
Patent #:
Issue Dt:
05/19/2015
Application #:
13326845
Filing Dt:
12/15/2011
Publication #:
Pub Dt:
04/12/2012
Title:
METHOD FOR MANUFACTURING SPLIT FLEX CABLE
37
Patent #:
Issue Dt:
12/17/2013
Application #:
13327847
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
06/20/2013
Title:
ASYNCHRONOUS CIRCUIT WITH AN AT-SPEED BUILT-IN SELF-TEST (BIST) ARCHITECTURE
38
Patent #:
Issue Dt:
01/27/2015
Application #:
13327870
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
06/20/2013
Title:
LOW THRESHOLD VOLTAGE CMOS DEVICE
39
Patent #:
Issue Dt:
05/13/2014
Application #:
13328015
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
06/20/2013
Title:
HYBRID CMOS NANOWIRE MESH DEVICE AND FINFET DEVICE
40
Patent #:
Issue Dt:
04/29/2014
Application #:
13328069
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
06/20/2013
Title:
HYBRID CMOS NANOWIRE MESH DEVICE AND PDSOI DEVICE
41
Patent #:
Issue Dt:
10/22/2013
Application #:
13328106
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
06/20/2013
Title:
HYBRID CMOS NANOWIRE MESH DEVICE AND BULK CMOS DEVICE
42
Patent #:
Issue Dt:
10/07/2014
Application #:
13328358
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
06/20/2013
Title:
RARE-EARTH OXIDE ISOLATED SEMICONDUCTOR FIN
43
Patent #:
Issue Dt:
09/17/2013
Application #:
13328942
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
06/20/2013
Title:
LAYOUT-SPECIFIC CLASSIFICATION AND PRIORITIZATION OF RECOMMENDED RULES VIOLATIONS
44
Patent #:
Issue Dt:
12/10/2013
Application #:
13329604
Filing Dt:
12/19/2011
Publication #:
Pub Dt:
06/20/2013
Title:
V-GROOVE SOURCE/DRAIN MOSFET AND PROCESS FOR FABRICATING SAME
45
Patent #:
Issue Dt:
03/19/2013
Application #:
13331606
Filing Dt:
12/20/2011
Publication #:
Pub Dt:
06/21/2012
Title:
SEMICONDUCTOR DEVICE COMPRISING SELF-ALIGNED CONTACT BARS AND METAL LINES WITH INCREASED VIA LANDING REGIONS
46
Patent #:
Issue Dt:
07/01/2014
Application #:
13331842
Filing Dt:
12/20/2011
Publication #:
Pub Dt:
06/20/2013
Title:
Methods of Forming Metal Silicide Regions on Semiconductor Devices
47
Patent #:
Issue Dt:
09/03/2013
Application #:
13331951
Filing Dt:
12/20/2011
Publication #:
Pub Dt:
06/20/2013
Title:
METHODS FOR THE FABRICATION OF INTEGRATED CIRCUITS INCLUDING BACK-ETCHING OF RAISED CONDUCTIVE STRUCTURES
48
Patent #:
Issue Dt:
09/15/2015
Application #:
13332619
Filing Dt:
12/21/2011
Publication #:
Pub Dt:
06/27/2013
Title:
METHOD OF MAKING CAPACITOR WITH A SEALING LINER AND SEMICONDUCTOR DEVICE COMPRISING SAME
49
Patent #:
Issue Dt:
12/17/2013
Application #:
13332676
Filing Dt:
12/21/2011
Publication #:
Pub Dt:
06/27/2013
Title:
METHODS OF FORMING ISOLATION STRUCTURES ON FINFET SEMICONDUCTOR DEVICES
50
Patent #:
Issue Dt:
11/26/2013
Application #:
13332991
Filing Dt:
12/21/2011
Publication #:
Pub Dt:
06/27/2013
Title:
SOURCE-DRAIN EXTENSION FORMATION IN REPLACEMENT METAL GATE TRANSISTOR DEVICE
51
Patent #:
Issue Dt:
08/20/2013
Application #:
13333408
Filing Dt:
12/21/2011
Publication #:
Pub Dt:
05/03/2012
Title:
SYSTEM AND METHOD FOR IDENTIFYING SIMILAR MOLECULES
52
Patent #:
Issue Dt:
12/09/2014
Application #:
13334903
Filing Dt:
12/22/2011
Publication #:
Pub Dt:
06/27/2013
Title:
Proactive Cooling Of Chips Using Workload Information and Controls
53
Patent #:
Issue Dt:
12/24/2013
Application #:
13335155
Filing Dt:
12/22/2011
Publication #:
Pub Dt:
06/27/2013
Title:
ENERGY-EFFICIENT ROW DRIVER FOR PROGRAMMING PHASE CHANGE MEMORY
54
Patent #:
Issue Dt:
10/07/2014
Application #:
13335237
Filing Dt:
12/22/2011
Publication #:
Pub Dt:
06/27/2013
Title:
DRIFT MITIGATION FOR MULTI-BITS PHASE CHANGE MEMORY
55
Patent #:
Issue Dt:
12/10/2013
Application #:
13335310
Filing Dt:
12/22/2011
Publication #:
Pub Dt:
06/27/2013
Title:
PARALLEL PROGRAMMING SCHEME IN MULTI-BIT PHASE CHANGE MEMORY
56
Patent #:
Issue Dt:
07/21/2015
Application #:
13336251
Filing Dt:
12/23/2011
Publication #:
Pub Dt:
06/27/2013
Title:
THIN HETEROSTRUCTURE CHANNEL DEVICE
57
Patent #:
Issue Dt:
01/28/2014
Application #:
13337874
Filing Dt:
12/27/2011
Publication #:
Pub Dt:
06/27/2013
Title:
FINFET WITH MERGED FINS AND VERTICAL SILICIDE
58
Patent #:
Issue Dt:
05/27/2014
Application #:
13339842
Filing Dt:
12/29/2011
Publication #:
Pub Dt:
07/04/2013
Title:
High-K Metal Gate Electrode Structure Formed by Removing a Work Function on Sidewalls in Replacement Gate Technology
59
Patent #:
Issue Dt:
01/14/2014
Application #:
13342228
Filing Dt:
01/03/2012
Publication #:
Pub Dt:
07/05/2012
Title:
METHOD AND SYSTEM FOR GENERATING A PLACEMENT LAYOUT OF A VLSI CIRCUIT DESIGN
60
Patent #:
Issue Dt:
12/03/2013
Application #:
13342409
Filing Dt:
01/03/2012
Publication #:
Pub Dt:
05/03/2012
Title:
HIGH DENSITY DATA STORAGE MEDIUM, METHOD AND DEVICE
61
Patent #:
Issue Dt:
08/12/2014
Application #:
13342435
Filing Dt:
01/03/2012
Publication #:
Pub Dt:
07/04/2013
Title:
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) DEVICE HAVING GATE STRUCTURES CONNECTED BY A METAL GATE CONDUCTOR
62
Patent #:
Issue Dt:
04/02/2013
Application #:
13342453
Filing Dt:
01/03/2012
Title:
LEAKAGE TOLERANT PHASE LOCKED LOOP CIRCUIT DEVICE
63
Patent #:
Issue Dt:
07/28/2015
Application #:
13342674
Filing Dt:
01/03/2012
Publication #:
Pub Dt:
07/04/2013
Title:
METHOD AND STRUCTURE TO REDUCE FET THRESHOLD VOLTAGE SHIFT DUE TO OXYGEN DIFFUSION
64
Patent #:
Issue Dt:
11/26/2013
Application #:
13342689
Filing Dt:
01/03/2012
Publication #:
Pub Dt:
07/04/2013
Title:
MICRO-ELECTRO-MECHANICAL SYSTEM (MEMS) CAPACITIVE OHMIC SWITCH AND DESIGN STRUCTURES
65
Patent #:
Issue Dt:
06/03/2014
Application #:
13342697
Filing Dt:
01/03/2012
Publication #:
Pub Dt:
07/04/2013
Title:
HIGH RESISTIVITY SILICON-ON-INSULATOR SUBSTRATE AND METHOD OF FORMING
66
Patent #:
Issue Dt:
05/20/2014
Application #:
13342797
Filing Dt:
01/03/2012
Publication #:
Pub Dt:
07/04/2013
Title:
POWER SIGE HETEROJUNCTION BIPOLAR TRANSISTOR (HBT) WITH IMPROVED DRIVE CURRENT BY STRAIN COMPENSATION
67
Patent #:
Issue Dt:
10/03/2017
Application #:
13343080
Filing Dt:
01/04/2012
Publication #:
Pub Dt:
07/04/2013
Title:
LCR TEST CIRCUIT STRUCTURE FOR DETECTING METAL GATE DEFECT CONDITIONS
68
Patent #:
Issue Dt:
09/16/2014
Application #:
13343190
Filing Dt:
01/04/2012
Publication #:
Pub Dt:
07/04/2013
Title:
Titanium-Nitride Removal
69
Patent #:
Issue Dt:
07/02/2013
Application #:
13343472
Filing Dt:
01/04/2012
Publication #:
Pub Dt:
07/04/2013
Title:
CMOS HAVING A SIC/SIGE ALLOY STACK
70
Patent #:
Issue Dt:
06/17/2014
Application #:
13343513
Filing Dt:
01/27/2012
Publication #:
Pub Dt:
08/01/2013
Title:
METHODS FOR FABRICATING MOS DEVICES WITH STRESS MEMORIZATION
71
Patent #:
Issue Dt:
02/03/2015
Application #:
13343688
Filing Dt:
01/04/2012
Publication #:
Pub Dt:
07/04/2013
Title:
SOI LATERAL BIPOLAR TRANSISTOR HAVING MULTI-SIDED BASE CONTACT AND METHODS FOR MAKING SAME
72
Patent #:
Issue Dt:
02/11/2014
Application #:
13343799
Filing Dt:
01/05/2012
Publication #:
Pub Dt:
07/11/2013
Title:
NANOWIRE FIELD EFFECT TRANSISTORS
73
Patent #:
Issue Dt:
05/21/2013
Application #:
13343819
Filing Dt:
01/05/2012
Title:
INTEGRATED CIRCUIT HAVING BACK GATING, IMPROVED ISOLATION AND REDUCED WELL RESISTANCE AND METHOD TO FABRICATE SAME
74
Patent #:
Issue Dt:
02/12/2013
Application #:
13343850
Filing Dt:
01/05/2012
Publication #:
Pub Dt:
05/03/2012
Title:
WORK FUNCTION ENGINEERING FOR EDRAM MOSFETS
75
Patent #:
Issue Dt:
06/23/2015
Application #:
13343938
Filing Dt:
01/05/2012
Publication #:
Pub Dt:
07/11/2013
Title:
IMPLEMENTING ENHANCED HARDWARE ASSISTED DRAM REPAIR USING A DATA REGISTER FOR DRAM REPAIR SELECTIVELY PROVIDED IN A DRAM MODULE
76
Patent #:
Issue Dt:
04/09/2013
Application #:
13344006
Filing Dt:
01/05/2012
Publication #:
Pub Dt:
05/10/2012
Title:
SOI CMOS CIRCUITS WITH SUBSTRATE BIAS
77
Patent #:
Issue Dt:
07/15/2014
Application #:
13344009
Filing Dt:
01/05/2012
Publication #:
Pub Dt:
07/11/2013
Title:
Interlevel Dielectric Stack for Interconnect Structures
78
Patent #:
Issue Dt:
08/04/2015
Application #:
13344313
Filing Dt:
01/05/2012
Publication #:
Pub Dt:
07/11/2013
Title:
PROVIDING A FAULT TOLERANT SYSTEM IN A LOOSELY-COUPLED CLUSTER ENVIRONMENT USING APPLICATION CHECKPOINTS AND LOGS
79
Patent #:
Issue Dt:
07/23/2013
Application #:
13344352
Filing Dt:
01/05/2012
Publication #:
Pub Dt:
07/11/2013
Title:
Compressive (PFET) and Tensile (NFET) Channel Strain in Nanowire FETs Fabricated with a Replacement Gate Process
80
Patent #:
Issue Dt:
05/17/2016
Application #:
13344517
Filing Dt:
01/05/2012
Publication #:
Pub Dt:
07/11/2013
Title:
NANOWIRE FLOATING GATE TRANSISTOR
81
Patent #:
Issue Dt:
11/25/2014
Application #:
13344806
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
INTEGRATED CIRCUIT HAVING RAISED SOURCE DRAINS DEVICES WITH REDUCED SILICIDE CONTACT RESISTANCE AND METHODS TO FABRICATE SAME
82
Patent #:
Issue Dt:
02/18/2014
Application #:
13344885
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
INTEGRATED CIRCUIT INCLUDING DRAM AND SRAM/LOGIC
83
Patent #:
Issue Dt:
01/07/2014
Application #:
13344955
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
05/03/2012
Title:
FIELD EFFECT TRANSISTOR HAVING AN ASYMMETRIC GATE ELECTRODE
84
Patent #:
Issue Dt:
07/01/2014
Application #:
13345120
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
THICK ON-CHIP HIGH-PERFORMANCE WIRING STRUCTURES
85
Patent #:
Issue Dt:
02/04/2014
Application #:
13345233
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
FINFET WITH FULLY SILICIDED GATE
86
Patent #:
Issue Dt:
10/16/2012
Application #:
13345252
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
05/03/2012
Title:
FIELD EFFECT TRANSISTOR HAVING NANOSTRUCTURE CHANNEL
87
Patent #:
Issue Dt:
02/25/2014
Application #:
13345266
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
INTEGRATED CIRCUIT WITH A THIN BODY FIELD EFFECT TRANSISTOR AND CAPACITOR
88
Patent #:
Issue Dt:
12/02/2014
Application #:
13345290
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
THERMALLY STABLE HIGH-K TETRAGONAL HFO2 LAYER WITHIN HIGH ASPECT RATIO DEEP TRENCHES
89
Patent #:
Issue Dt:
07/01/2014
Application #:
13345388
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
SEMICONDUCTOR DEVICES HAVING DIELECTRIC CAPS ON CONTACTS AND RELATED FABRICATION METHODS
90
Patent #:
Issue Dt:
10/14/2014
Application #:
13345439
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
LAYOUT TO MINIMIZE FET VARIATION IN SMALL DIMENSION PHOTOLITHOGRAPHY
91
Patent #:
Issue Dt:
09/03/2013
Application #:
13345457
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
SEMICONDUCTOR DEVICE WITH STRAIN-INDUCING REGIONS AND METHOD THEREOF
92
Patent #:
Issue Dt:
09/10/2013
Application #:
13345619
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
8-TRANSISTOR SRAM CELL DESIGN WITH SCHOTTKY DIODES
93
Patent #:
Issue Dt:
12/31/2013
Application #:
13345629
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
8-TRANSISTOR SRAM CELL DESIGN WITH INNER PASS-GATE JUNCTION DIODES
94
Patent #:
Issue Dt:
09/03/2013
Application #:
13345636
Filing Dt:
01/06/2012
Publication #:
Pub Dt:
07/11/2013
Title:
8-TRANSISTOR SRAM CELL DESIGN WITH OUTER PASS-GATE DIODES
95
Patent #:
Issue Dt:
07/23/2013
Application #:
13345881
Filing Dt:
01/09/2012
Publication #:
Pub Dt:
07/11/2013
Title:
ISOLATED ZENER DIODE
96
Patent #:
Issue Dt:
11/08/2016
Application #:
13345922
Filing Dt:
01/09/2012
Publication #:
Pub Dt:
07/11/2013
Title:
Methods of Making Transistor Devices with Elevated Source/Drain Regions to Accommodate Consumption During Metal Silicide Formation Process
97
Patent #:
Issue Dt:
05/14/2013
Application #:
13346008
Filing Dt:
01/09/2012
Title:
METHOD TO FORM LOW SERIES RESISTANCE TRANSISTOR DEVICES ON SILICON ON INSULATOR LAYER
98
Patent #:
Issue Dt:
04/21/2015
Application #:
13346043
Filing Dt:
01/09/2012
Publication #:
Pub Dt:
07/11/2013
Title:
IN SITU DOPING AND DIFFUSIONLESS ANNEALING OF EMBEDDED STRESSOR REGIONS IN PMOS AND NMOS DEVICES
99
Patent #:
Issue Dt:
03/04/2014
Application #:
13346164
Filing Dt:
01/09/2012
Publication #:
Pub Dt:
07/11/2013
Title:
SEMICONDUCTOR DEVICE WITH AN OVERSIZED LOCAL CONTACT AS A FARADAY SHIELD
100
Patent #:
Issue Dt:
11/19/2013
Application #:
13346242
Filing Dt:
01/09/2012
Publication #:
Pub Dt:
07/11/2013
Title:
OFF-LINE GAIN CALIBRATION IN A TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTER
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/22/2024 04:56 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT