skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
10/22/2013
Application #:
13534067
Filing Dt:
06/27/2012
Title:
THREE DIMENSIONAL INTEGRATED CIRCUIT INTEGRATION USING ALIGNMENT VIA/DIELECTRIC BONDING FIRST AND THROUGH VIA FORMATION LAST
2
Patent #:
Issue Dt:
11/18/2014
Application #:
13534082
Filing Dt:
06/27/2012
Publication #:
Pub Dt:
11/01/2012
Title:
DAMASCENE METHOD OF FORMING A SEMICONDUCTOR STRUCTURE AND A SEMICONDUCTOR STRUCTURE WITH MULTIPLE FIN-SHAPED CHANNEL REGIONS HAVING DIFFERENT WIDTHS
3
Patent #:
Issue Dt:
08/27/2013
Application #:
13534350
Filing Dt:
06/27/2012
Publication #:
Pub Dt:
10/18/2012
Title:
INTEGRATED MILLIMETER WAVE ANTENNA AND TRANSCEIVER ON A SUBSTRATE
4
Patent #:
Issue Dt:
12/23/2014
Application #:
13534407
Filing Dt:
06/27/2012
Publication #:
Pub Dt:
01/02/2014
Title:
SEMICONDUCTOR DEVICE WITH EPITAXIAL SOURCE/DRAIN FACETTING PROVIDED AT THE GATE EDGE
5
Patent #:
Issue Dt:
05/21/2013
Application #:
13534462
Filing Dt:
06/27/2012
Publication #:
Pub Dt:
10/18/2012
Title:
SEMICONDUCTOR SWITCHING DEVICE EMPLOYING A QUANTUM DOT STRUCTURE
6
Patent #:
Issue Dt:
05/28/2013
Application #:
13534855
Filing Dt:
06/27/2012
Publication #:
Pub Dt:
11/01/2012
Title:
SURFACE CHARGE ENABLED NANOPOROUS SEMI-PERMEABLE MEMBRANE FOR DESALINATION
7
Patent #:
Issue Dt:
03/18/2014
Application #:
13535393
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
10/18/2012
Title:
ANTI-FUSE DEVICE STRUCTURE AND ELECTROPLATING CIRCUIT STRUCTURE AND METHOD
8
Patent #:
Issue Dt:
02/04/2014
Application #:
13535412
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
10/25/2012
Title:
STRUCTURE AND DESIGN STRUCTURE FOR HIGH-Q VALUE INDUCTOR AND METHOD OF MANUFACTURING THE SAME
9
Patent #:
Issue Dt:
06/04/2013
Application #:
13535466
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
10/25/2012
Title:
SPIN-ON FORMULATION AND METHOD FOR STRIPPING AN ION IMPLANTED PHOTORESIST
10
Patent #:
Issue Dt:
10/22/2013
Application #:
13535528
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
11/01/2012
Title:
SPIN-ON FORMULATION AND METHOD FOR STRIPPING AN ION IMPLANTED PHOTORESIST
11
Patent #:
Issue Dt:
06/21/2016
Application #:
13535675
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
10/25/2012
Title:
ENHANCED MODULARITY IN HETEROGENEOUS 3D STACKS
12
Patent #:
Issue Dt:
08/05/2014
Application #:
13535676
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
01/02/2014
Title:
3-D STACKED MULTIPROCESSOR STRUCTURES AND METHODS TO ENABLE RELIABLE OPERATION OF PROCESSORS AT SPEEDS ABOVE SPECIFIED LIMITS
13
Patent #:
Issue Dt:
07/12/2016
Application #:
13535694
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
10/25/2012
Title:
Enhanced Modularity in Heterogeneous 3D Stacks
14
Patent #:
Issue Dt:
05/27/2014
Application #:
13535812
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
01/02/2014
Title:
HIGH EFFICIENCY SOLAR CELLS FABRICATED BY INEXPENSIVE PECVD
15
Patent #:
Issue Dt:
09/03/2013
Application #:
13535888
Filing Dt:
06/28/2012
Title:
DOUBLE LAYER INTERLEAVED P-N DIODE MODULATOR
16
Patent #:
Issue Dt:
01/07/2014
Application #:
13536163
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
01/02/2014
Title:
INTEGRATED DESIGN ENVIRONMENT FOR NANOPHOTONICS
17
Patent #:
Issue Dt:
08/27/2013
Application #:
13536366
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
10/25/2012
Title:
METHOD OF FORMING SWITCHING DEVICE HAVING A MOLYBDENUM OXYNITRIDE METAL GATE
18
Patent #:
Issue Dt:
05/12/2015
Application #:
13537101
Filing Dt:
06/29/2012
Publication #:
Pub Dt:
01/02/2014
Title:
COMPOSITE HIGH-K GATE DIELECTRIC STACK FOR REDUCING GATE LEAKAGE
19
Patent #:
Issue Dt:
04/07/2015
Application #:
13537177
Filing Dt:
06/29/2012
Publication #:
Pub Dt:
01/02/2014
Title:
DEVELOPABLE BOTTOM ANTIREFLECTIVE COATING COMPOSITION AND PATTERN FORMING METHOD USING THEREOF
20
Patent #:
Issue Dt:
01/08/2013
Application #:
13537334
Filing Dt:
06/29/2012
Publication #:
Pub Dt:
10/18/2012
Title:
FIELD EFFECT TRANSISTOR WITH AIR GAP DIELECTRIC
21
Patent #:
Issue Dt:
04/16/2013
Application #:
13538025
Filing Dt:
06/29/2012
Title:
CHEMICAL DETECTION WITH MOSFET SENSOR
22
Patent #:
Issue Dt:
10/22/2013
Application #:
13538276
Filing Dt:
06/29/2012
Publication #:
Pub Dt:
08/15/2013
Title:
HIGH-RESOLUTION PHASE INTERPOLATORS
23
Patent #:
Issue Dt:
10/15/2013
Application #:
13538621
Filing Dt:
06/29/2012
Publication #:
Pub Dt:
08/15/2013
Title:
HIGH-RESOLUTION PHASE INTERPOLATORS
24
Patent #:
Issue Dt:
07/01/2014
Application #:
13539440
Filing Dt:
06/30/2012
Publication #:
Pub Dt:
01/02/2014
Title:
SEPARATE REFINEMENT OF LOCAL WIRELENGTH AND LOCAL MODULE DENSITY IN INTERMEDIATE PLACEMENT OF AN INTEGRATED CIRCUIT DESIGN
25
Patent #:
Issue Dt:
08/04/2015
Application #:
13539480
Filing Dt:
07/01/2012
Publication #:
Pub Dt:
10/25/2012
Title:
CONSTRUCTION OF RELIABLE STACKED VIA IN ELECTRONIC SUBSTRATES - VERTICAL STIFFNESS CONTROL METHOD
26
Patent #:
Issue Dt:
07/22/2014
Application #:
13539544
Filing Dt:
07/02/2012
Publication #:
Pub Dt:
01/02/2014
Title:
PINNING MAGNETIC DOMAIN WALLS IN A MAGNETIC DOMAIN SHIFT REGISTER MEMORY DEVICE
27
Patent #:
Issue Dt:
08/05/2014
Application #:
13539700
Filing Dt:
07/02/2012
Publication #:
Pub Dt:
10/25/2012
Title:
METAL GATE AND HIGH-K DIELECTRIC DEVICES WITH PFET CHANNEL SIGE
28
Patent #:
Issue Dt:
09/16/2014
Application #:
13539727
Filing Dt:
07/02/2012
Publication #:
Pub Dt:
01/02/2014
Title:
FINFET STRUCTURE WITH MULTIPLE WORKFUNCTIONS AND METHOD FOR FABRICATING THE SAME
29
Patent #:
Issue Dt:
12/31/2013
Application #:
13539830
Filing Dt:
07/02/2012
Publication #:
Pub Dt:
01/02/2014
Title:
SEMICONDUCTOR DEVICES FORMED ON A CONTINUOUS ACTIVE REGION WITH AN ISOLATING CONDUCTIVE STRUCTURE POSITIONED BETWEEN SUCH SEMICONDUCTOR DEVICES, AND METHODS OF MAKING SAME
30
Patent #:
Issue Dt:
06/03/2014
Application #:
13539837
Filing Dt:
07/02/2012
Publication #:
Pub Dt:
01/02/2014
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING IMPROVED METAL GATE STRUCTURES
31
Patent #:
Issue Dt:
05/13/2014
Application #:
13541022
Filing Dt:
07/03/2012
Publication #:
Pub Dt:
11/01/2012
Title:
Nanowire Tunnel Field Effect Transistors
32
Patent #:
Issue Dt:
01/27/2015
Application #:
13541979
Filing Dt:
07/05/2012
Publication #:
Pub Dt:
01/09/2014
Title:
INTEGRATED CIRCUIT AND METHOD FOR FABRICATING THE SAME HAVING A REPLACEMENT GATE STRUCTURE
33
Patent #:
Issue Dt:
01/28/2014
Application #:
13542003
Filing Dt:
07/05/2012
Publication #:
Pub Dt:
01/09/2014
Title:
FIELD-EFFECT-TRANSISTOR WITH SELF-ALIGNED DIFFUSION CONTACT
34
Patent #:
Issue Dt:
10/01/2013
Application #:
13542561
Filing Dt:
07/05/2012
Publication #:
Pub Dt:
10/25/2012
Title:
INTEGRATED CIRCUITS HAVING PLACE-EFFICIENT CAPACITORS AND METHODS FOR FABRICATING THE SAME
35
Patent #:
Issue Dt:
01/28/2014
Application #:
13543061
Filing Dt:
07/06/2012
Publication #:
Pub Dt:
01/09/2014
Title:
DOMAIN WALL MOTION IN PERPENDICULARLY MAGNETIZED WIRES HAVING MAGNETIC MULTILAYERS WITH ENGINEERED INTERFACES
36
Patent #:
Issue Dt:
04/01/2014
Application #:
13543090
Filing Dt:
07/06/2012
Publication #:
Pub Dt:
01/09/2014
Title:
DOMAIN WALL MOTION IN PERPENDICULARLY MAGNETIZED WIRES HAVING ARTIFICIAL ANTIFERROMAGNETICALLY COUPLED MULTILAYERS WITH ENGINEERED INTERFACES
37
Patent #:
Issue Dt:
10/14/2014
Application #:
13544093
Filing Dt:
07/09/2012
Publication #:
Pub Dt:
01/09/2014
Title:
STRAINED SILICON AND STRAINED SILICON GERMANIUM ON INSULATOR
38
Patent #:
Issue Dt:
03/25/2014
Application #:
13544134
Filing Dt:
07/09/2012
Publication #:
Pub Dt:
01/02/2014
Title:
INTEGRATED DESIGN ENVIRONMENT FOR NANOPHOTONICS
39
Patent #:
Issue Dt:
03/18/2014
Application #:
13544259
Filing Dt:
07/09/2012
Publication #:
Pub Dt:
01/09/2014
Title:
METHODS OF FORMING FINFET DEVICES WITH ALTERNATIVE CHANNEL MATERIALS
40
Patent #:
Issue Dt:
12/02/2014
Application #:
13544415
Filing Dt:
07/09/2012
Publication #:
Pub Dt:
01/02/2014
Title:
HIGH EFFICIENCY SOLAR CELLS FABRICATED BY INEXPENSIVE PECVD
41
Patent #:
Issue Dt:
02/24/2015
Application #:
13545224
Filing Dt:
07/10/2012
Publication #:
Pub Dt:
01/16/2014
Title:
FIELD EFFECT TRANSISTORS WITH VARYING THRESHOLD VOLTAGES
42
Patent #:
Issue Dt:
12/29/2015
Application #:
13545597
Filing Dt:
07/10/2012
Publication #:
Pub Dt:
01/16/2014
Title:
REPLACEMENT GATE FINFET STRUCTURES WITH HIGH MOBILITY CHANNEL
43
Patent #:
Issue Dt:
08/26/2014
Application #:
13545621
Filing Dt:
07/10/2012
Publication #:
Pub Dt:
01/16/2014
Title:
FINFET DEVICE WITH A GRAPHENE GATE ELECTRODE AND METHODS OF FORMING SAME
44
Patent #:
Issue Dt:
10/28/2014
Application #:
13545624
Filing Dt:
07/10/2012
Publication #:
Pub Dt:
01/16/2014
Title:
STRESS ENHANCED CMOS CIRCUITS AND METHODS FOR THEIR MANUFACTURE
45
Patent #:
Issue Dt:
11/19/2013
Application #:
13546150
Filing Dt:
07/11/2012
Title:
INVERSION MODE VARACTOR
46
Patent #:
Issue Dt:
03/01/2016
Application #:
13546151
Filing Dt:
07/11/2012
Publication #:
Pub Dt:
11/01/2012
Title:
PRECAST THERMAL INTERFACE ADHESIVE FOR EASY AND REPEATED, SEPARATION AND REMATING
47
Patent #:
Issue Dt:
03/24/2015
Application #:
13546509
Filing Dt:
07/11/2012
Publication #:
Pub Dt:
01/16/2014
Title:
SELF-PROTECTED METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR
48
Patent #:
Issue Dt:
01/07/2014
Application #:
13546562
Filing Dt:
07/11/2012
Publication #:
Pub Dt:
01/16/2014
Title:
SYSTEMS AND METHODS FOR FIXING PIN MISMATCH IN LAYOUT MIGRATION
49
Patent #:
Issue Dt:
02/04/2014
Application #:
13547142
Filing Dt:
07/12/2012
Publication #:
Pub Dt:
01/16/2014
Title:
Replacement Contacts for All-Around Contacts
50
Patent #:
Issue Dt:
07/23/2013
Application #:
13547485
Filing Dt:
07/12/2012
Publication #:
Pub Dt:
11/01/2012
Title:
USING DIRECT MEMORY ACCESS TO INITIALIZE A PROGRAMMABLE LOGIC DEVICE
51
Patent #:
Issue Dt:
09/16/2014
Application #:
13547792
Filing Dt:
07/12/2012
Publication #:
Pub Dt:
11/01/2012
Title:
CONTROL OF THRESHOLD VOLTAGES IN HIGH-K METAL GATE STACK AND STRUCTURES FOR CMOS DEVICES
52
Patent #:
Issue Dt:
10/14/2014
Application #:
13548237
Filing Dt:
07/13/2012
Publication #:
Pub Dt:
01/16/2014
Title:
SEALED SHALLOW TRENCH ISOLATION REGION
53
Patent #:
Issue Dt:
12/17/2013
Application #:
13549184
Filing Dt:
07/13/2012
Publication #:
Pub Dt:
11/08/2012
Title:
ENHANCING INTERFACE CHARACTERISTICS BETWEEN A CHANNEL SEMICONDUCTOR ALLOY AND A GATE DIELECTRIC BY AN OXIDATION PROCESS
54
Patent #:
Issue Dt:
09/03/2013
Application #:
13549440
Filing Dt:
07/14/2012
Publication #:
Pub Dt:
11/08/2012
Title:
CLUSTERED STACKED VIAS FOR RELIABLE ELECTRONIC SUBSTRATES
55
Patent #:
Issue Dt:
02/03/2015
Application #:
13550092
Filing Dt:
07/16/2012
Publication #:
Pub Dt:
01/03/2013
Title:
Analog-Digital Converter
56
Patent #:
Issue Dt:
01/22/2013
Application #:
13550435
Filing Dt:
07/16/2012
Publication #:
Pub Dt:
11/08/2012
Title:
TECHNIQUE FOR EXPOSING A PLACEHOLDER MATERIAL IN A REPLACEMENT GATE APPROACH BY MODIFYING A REMOVAL RATE OF STRESSED DIELECTRIC OVERLAYERS
57
Patent #:
Issue Dt:
07/01/2014
Application #:
13550762
Filing Dt:
07/17/2012
Publication #:
Pub Dt:
01/23/2014
Title:
SELF-RECONFIGURABLE ADDRESS DECODER FOR ASSOCIATIVE INDEX EXTENDED CACHES
58
Patent #:
Issue Dt:
08/19/2014
Application #:
13550861
Filing Dt:
07/17/2012
Publication #:
Pub Dt:
01/23/2014
Title:
Replacement Gate Fin First Wire Last Gate All Around Devices
59
Patent #:
Issue Dt:
11/05/2013
Application #:
13550957
Filing Dt:
07/17/2012
Publication #:
Pub Dt:
11/08/2012
Title:
SCHEDULING FOR PARALLEL PROCESSING OF REGIONALLY-CONSTRAINED PLACEMENT PROBLEM
60
Patent #:
Issue Dt:
01/15/2013
Application #:
13550967
Filing Dt:
07/17/2012
Title:
CHEMICAL DETECTION WITH MOSFET SENSOR
61
Patent #:
Issue Dt:
03/18/2014
Application #:
13551054
Filing Dt:
07/17/2012
Publication #:
Pub Dt:
01/23/2014
Title:
SEMICONDUCTOR STRUCTURE HAVING NFET EXTENSION LAST IMPLANTS
62
Patent #:
Issue Dt:
05/26/2015
Application #:
13551164
Filing Dt:
07/17/2012
Publication #:
Pub Dt:
11/08/2012
Title:
FIELD EFFECT TRANSISTOR DEVICE WITH SHAPED CONDUCTION CHANNEL
63
Patent #:
Issue Dt:
09/23/2014
Application #:
13551597
Filing Dt:
07/17/2012
Publication #:
Pub Dt:
01/23/2014
Title:
DECODING SCHEME FOR BIPOLAR-BASED DIODE THREE-DIMENSIONAL MEMORY REQUIRING UNIPOLAR PROGRAMMING
64
Patent #:
Issue Dt:
12/31/2013
Application #:
13551659
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/23/2014
Title:
POST-GATE ISOLATION AREA FORMATION FOR FIN FIELD EFFECT TRANSISTOR DEVICE
65
Patent #:
Issue Dt:
03/31/2015
Application #:
13551714
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
07/11/2013
Title:
INTEGRATED CIRCUIT INCLUDING DRAM AND SRAM/LOGIC
66
Patent #:
Issue Dt:
01/27/2015
Application #:
13551728
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/23/2014
Title:
WRITING SCHEME FOR PHASE CHANGE MATERIAL-CONTENT ADDRESSABLE MEMORY
67
Patent #:
Issue Dt:
07/15/2014
Application #:
13551766
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/23/2014
Title:
DRAM WITH DUAL LEVEL WORD LINES
68
Patent #:
Issue Dt:
03/18/2014
Application #:
13551776
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/23/2014
Title:
SELF-ALIGNED PROCESS TO FABRICATE A MEMORY CELL ARRAY WITH A SURROUNDING-GATE ACCESS TRANSISTOR
69
Patent #:
Issue Dt:
07/08/2014
Application #:
13551785
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/24/2013
Title:
TUNNEL FIELD-EFFECT TRANSISTOR
70
Patent #:
Issue Dt:
08/11/2015
Application #:
13551929
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/23/2014
Title:
DATA CENTER COOLING METHOD
71
Patent #:
Issue Dt:
02/11/2014
Application #:
13551962
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/23/2014
Title:
USE OF GRAPHENE TO LIMIT COPPER SURFACE OXIDATION, DIFFUSION AND ELECTROMIGRATION IN INTERCONNECT STRUCTURES
72
Patent #:
Issue Dt:
09/23/2014
Application #:
13551971
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/23/2014
Title:
LOCAL WIRING FOR A BIPOLAR JUNCTION TRANSISTOR INCLUDING A SELF-ALIGNED EMITTER REGION
73
Patent #:
Issue Dt:
01/06/2015
Application #:
13552033
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
11/15/2012
Title:
SPIN-TORQUE BASED MEMORY DEVICE WITH READ AND WRITE CURRENT PATHS MODULATED WITH A NON-LINEAR SHUNT RESISTOR
74
Patent #:
Issue Dt:
06/25/2013
Application #:
13552091
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
11/08/2012
Title:
POWER DELIVERY IN A HETEROGENEOUS 3-D STACKED APPARATUS
75
Patent #:
Issue Dt:
09/23/2014
Application #:
13552106
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
01/23/2014
Title:
METHOD OF FORMING VERTICAL ELECTRONIC FUSE INTERCONNECT STRUCTURES INCLUDING A CONDUCTIVE CAP
76
Patent #:
Issue Dt:
09/03/2013
Application #:
13552205
Filing Dt:
07/18/2012
Publication #:
Pub Dt:
11/08/2012
Title:
MULTIPLYING PATTERN DENSITY BY SINGLE SIDEWALL IMAGING TRANSFER
77
Patent #:
Issue Dt:
09/10/2013
Application #:
13552313
Filing Dt:
07/18/2012
Title:
PROVIDING CONVERSION OF A PLANAR DESIGN TO A FINFET DESIGN
78
Patent #:
Issue Dt:
03/04/2014
Application #:
13552722
Filing Dt:
07/19/2012
Publication #:
Pub Dt:
02/14/2013
Title:
FORMATION OF A CHANNEL SEMICONDUCTOR ALLOY BY FORMING A NITRIDE BASED HARD MASK LAYER
79
Patent #:
Issue Dt:
01/27/2015
Application #:
13552727
Filing Dt:
07/19/2012
Publication #:
Pub Dt:
11/08/2012
Title:
Sensor for Biomolecules
80
Patent #:
Issue Dt:
06/24/2014
Application #:
13552788
Filing Dt:
07/19/2012
Publication #:
Pub Dt:
01/23/2014
Title:
CONTROL OF SILVER IN C4 METALLURGY WITH PLATING PROCESS
81
Patent #:
Issue Dt:
06/03/2014
Application #:
13552792
Filing Dt:
07/19/2012
Publication #:
Pub Dt:
01/23/2014
Title:
SOLDER VOLUME COMPENSATION WITH C4 PROCESS
82
Patent #:
Issue Dt:
01/07/2014
Application #:
13553264
Filing Dt:
07/19/2012
Publication #:
Pub Dt:
11/08/2012
Title:
HOMOGENEOUS POROUS LOW DIELECTRIC CONSTANT MATERIALS
83
Patent #:
Issue Dt:
04/29/2014
Application #:
13553882
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
01/23/2014
Title:
REDISTRIBUTION LAYER (RDL) WITH VARIABLE OFFSET BUMPS
84
Patent #:
Issue Dt:
12/10/2013
Application #:
13553887
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
01/17/2013
Title:
SELF ORIENTING MICRO PLATES OF THERMALLY CONDUCTING MATERIAL AS COMPONENT IN THERMAL PASTE OR ADHESIVE
85
Patent #:
Issue Dt:
08/05/2014
Application #:
13553941
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
01/23/2014
Title:
OPTIMIZATION METALLIZATION FOR PREVENTION OF DIELECTRIC CRACKING UNDER CONTROLLED COLLAPSE CHIP CONNECTIONS
86
Patent #:
Issue Dt:
05/26/2015
Application #:
13553947
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
01/23/2014
Title:
INTEGRATED CIRCUIT INCLUDING TRANSISTOR STRUCTURE ON DEPLETED SILICON-ON-INSULATOR, RELATED METHOD AND DESIGN STRUCTURE
87
Patent #:
Issue Dt:
05/20/2014
Application #:
13553977
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
01/23/2014
Title:
MULTI-LAYER BARRIER LAYER FOR INTERCONNECT STRUCTURE
88
Patent #:
Issue Dt:
01/31/2017
Application #:
13553986
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
01/23/2014
Title:
METHOD AND STRUCTURE FOR MULTI-CORE CHIP PRODUCT TEST AND SELECTIVE VOLTAGE BINNING DISPOSITION
89
Patent #:
Issue Dt:
02/23/2016
Application #:
13554020
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
01/23/2014
Title:
MULTI-LAYER BARRIER LAYER FOR INTERCONNECT STRUCTURE
90
Patent #:
Issue Dt:
08/27/2013
Application #:
13554057
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
11/08/2012
Title:
NANOWIRE CIRCUITS IN MATCHED DEVICES
91
Patent #:
Issue Dt:
05/21/2013
Application #:
13554065
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
11/08/2012
Title:
A P-FET WITH A STRAINED NANOWIRE CHANNEL AND EMBEDDED SIGE SOURCE AND DRAIN STRESSORS
92
Patent #:
Issue Dt:
06/03/2014
Application #:
13554294
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
11/15/2012
Title:
FIELD EFFECT TRANSISTOR DEVICE AND FABRICATION
93
Patent #:
Issue Dt:
06/16/2015
Application #:
13554382
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
12/26/2013
Title:
PROBE-ON-SUBSTRATE
94
Patent #:
Issue Dt:
09/01/2015
Application #:
13554886
Filing Dt:
07/20/2012
Publication #:
Pub Dt:
12/26/2013
Title:
PHOTORECEPTOR WITH IMPROVED BLOCKING LAYER
95
Patent #:
Issue Dt:
10/28/2014
Application #:
13555240
Filing Dt:
07/23/2012
Publication #:
Pub Dt:
01/23/2014
Title:
METHOD OF MULTIPLE PATTERNING TO FORM SEMICONDUCTOR DEVICES
96
Patent #:
Issue Dt:
07/14/2015
Application #:
13555242
Filing Dt:
07/23/2012
Publication #:
Pub Dt:
11/15/2012
Title:
NANOSCALE CHEMICAL TEMPLATING WITH OXYGEN REACTIVE MATERIALS
97
Patent #:
Issue Dt:
04/28/2015
Application #:
13555252
Filing Dt:
07/23/2012
Publication #:
Pub Dt:
11/15/2012
Title:
NANOSCALE CHEMICAL TEMPLATING WITH OXYGEN REACTIVE MATERIALS
98
Patent #:
Issue Dt:
05/26/2015
Application #:
13555271
Filing Dt:
07/23/2012
Publication #:
Pub Dt:
12/26/2013
Title:
RADIATION HARDENED SOI STRUCTURE AND METHOD OF MAKING SAME
99
Patent #:
Issue Dt:
12/02/2014
Application #:
13555362
Filing Dt:
07/23/2012
Publication #:
Pub Dt:
01/02/2014
Title:
PINNING MAGNETIC DOMAIN WALLS IN A MAGNETIC DOMAIN SHIFT REGISTER MEMORY DEVICE
100
Patent #:
Issue Dt:
06/03/2014
Application #:
13555368
Filing Dt:
07/23/2012
Publication #:
Pub Dt:
01/02/2014
Title:
MAGNETIC TUNNEL JUNCTION SELF-ALIGNMENT IN MAGNETIC DOMAIN WALL SHIFT REGISTER MEMORY DEVICES
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/22/2024 06:16 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT