|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09484248
|
Filing Dt:
|
01/18/2000
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
|
Title:
|
DIGITAL DELAY LINE WITH SYNCHRONOUS CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09587538
|
Filing Dt:
|
06/01/2000
|
|
Title:
|
TWO-DIMENSIONAL EXECUTION QUEUE FOR HOST ADAPTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09602291
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
METHOD, SYSTEM AND APPARATUS FOR CALIBRATING A PULSE POSITION MODULATION (PPM) DECODER TO A PPM SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09603801
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
WIRELESS TRANSCEIVER WITH SUBTRACTIVE FILTER COMPENSATING BOTH TRANSMIT AND RECEIVE ARTIFACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09604203
|
Filing Dt:
|
06/27/2000
|
|
Title:
|
SYSTEM AND METHOD FOR DETECTING OF UNCHANGED PARITY DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09608294
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
BUS INTERFACE FOR CELL AND/OR PACKET DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09613174
|
Filing Dt:
|
07/10/2000
|
|
Title:
|
METHODS FOR ASSOCIATING END NODES ON A FABRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
09627927
|
Filing Dt:
|
07/28/2000
|
|
Title:
|
CRYPTOGRAPHY PRIVATE KEY STORAGE AND RECOVERY METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09639840
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
CIRCUIT SERIAL PROGRAMMING OF DEFAULT CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09650774
|
Filing Dt:
|
08/29/2000
|
|
Title:
|
CONTENTION-BASED METHODS FOR GENERATING REDUCED NUMBER OF INTERRUPTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09680679
|
Filing Dt:
|
10/06/2000
|
|
Title:
|
A CLOCK RECOVERY UNIT WHICH USES A DETECTED FREQUENCY DIFFERENCE SIGNAL TO HELP ESTABLISH PHASE LOCK BETWEEN A TRANSMITTED DATA SIGNAL AND A RECOVERED CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09680834
|
Filing Dt:
|
10/06/2000
|
|
Title:
|
DUAL-CHANNEL SCSI CHIPS AND METHODS FOR CONFIGURING SEPARATE INTEROPERABILITY OF EACH CHANNEL OF THE SCSI CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09687623
|
Filing Dt:
|
10/12/2000
|
|
Title:
|
METHOD AND APPARATUS FOR A LAYER STRUCTURE DIRECTORY FOR COMMON HARDWARE INTERFACE MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
09690120
|
Filing Dt:
|
10/12/2000
|
|
Title:
|
METHOD AND APPARATUS FOR ADDRESS MAPPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09697119
|
Filing Dt:
|
10/27/2000
|
|
Title:
|
ADAPTIVE PHASE SHIFT FILTRATION OF POINTER JUSTIFICATION JITTER IN SYNCHRONOUS-PLESIOSYNCHRONOUS SIGNAL DESYNCHRONIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09698891
|
Filing Dt:
|
10/27/2000
|
|
Title:
|
DATA COMMUNICATION INTERFACE BETWEEN HOST AND SLAVE PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09711420
|
Filing Dt:
|
11/13/2000
|
|
Title:
|
INTEGRATED CIRCUIT AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09728191
|
Filing Dt:
|
12/01/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
|
Title:
|
MODULATED INPUT SIGNAL FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09734632
|
Filing Dt:
|
12/11/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
PROCEDURE FOR INCREASING THE MANIPULATION SECURITY FOR A BI-DIRECTIONAL CONTACTLESS DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09745034
|
Filing Dt:
|
12/20/2000
|
|
Title:
|
METHOD AND SYSTEM FOR FLOW CONTROL DURING THE DATA OUT PHASE OF THE PACKETIZED SCSI PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
09752504
|
Filing Dt:
|
12/27/2000
|
|
Title:
|
METHODS FOR MANAGING HOST ADAPTER SETTINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09764169
|
Filing Dt:
|
01/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
INPUT/OUTPUT CONTINUITY TEST MODE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09766094
|
Filing Dt:
|
01/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SIGNAL FREQUENCY DECODING WITHOUT AN ANALOG BANDPASS FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09768859
|
Filing Dt:
|
01/23/2001
|
|
Title:
|
METHOD AND APPARATUS FOR INTELLIGENT FAILOVER IN A MULTI-PATH SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09768860
|
Filing Dt:
|
01/23/2001
|
|
Title:
|
METHOD AND APPARATUS FOR A SEGREGATED INTERFACE FOR PARAMETER CONFIGURATION IN A MULTI-PATH FAILOVER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
09768957
|
Filing Dt:
|
01/23/2001
|
|
Title:
|
INTELLIGENT LOAD BALANCING FOR A MULTI-PATH STORAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09769679
|
Filing Dt:
|
01/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
APPARATUS FOR SECURE STORAGE OF VEHICLE ODOMETER VALUES AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09784831
|
Filing Dt:
|
02/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
MULTI-PORTAL BRIDGE FOR PROVIDING NETWORK CONNECTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
09785598
|
Filing Dt:
|
02/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
|
Title:
|
REFERENCE TIME DISTRIBUTION OVER A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09798100
|
Filing Dt:
|
03/02/2001
|
|
Title:
|
I/O SUBSYSTEM TOPOLOGY DISCOVERY METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09798275
|
Filing Dt:
|
03/02/2001
|
|
Title:
|
AUTOMATIC ADDRESSING OF EXPANDERS IN I/O SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09798278
|
Filing Dt:
|
03/02/2001
|
|
Title:
|
METHODS FOR ASSIGNING ADDRESSES TO EXPANDED DEVICES IN I/O SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
09809897
|
Filing Dt:
|
03/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
|
Title:
|
ON-CHIP METHOD AND APPARATUS FOR TESTING SEMICONDUCTOR CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
09827273
|
Filing Dt:
|
04/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
|
Title:
|
EVENT DETECTION WITH A DIGITAL PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09839107
|
Filing Dt:
|
04/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
WIRELESS IC INTERCONNECTION METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09859570
|
Filing Dt:
|
05/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR PROGRAMMABLE CONTROL OF LASER DIODE MODULATION AND OPERATING POINT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09860706
|
Filing Dt:
|
05/18/2001
|
|
Title:
|
CONTROL CIRCUIT FOR A NON-VOLATILE MEMORY ARRAY FOR CONTROLLING THE RAMP RATE OF HIGH VOLTAGE APPLIED TO THE MEMORY CELLS AND TO LIMIT THE CURRENT DRAWN THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
09862080
|
Filing Dt:
|
05/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
|
Title:
|
FUNCTIONAL PATHWAY CONFIGURATION AT A SYSTEM/IC INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09865504
|
Filing Dt:
|
05/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
TIMING CIRCUIT WITH DUAL PHASE LOCKED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09866991
|
Filing Dt:
|
05/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
PROGRAMMABLE IDENTIFICATION IN A COMMUNICATIONS CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09870445
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
MODULO ADDRESSING BASED ON ABSOLUTE OFFSET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
09870447
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
VARIABLE CYCLE INTERRUPT DISABLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09870448
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
DYNAMICALLY RECONFIGURABLE DATA SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
09870454
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
CONFIGURATION FUSES FOR SETTING PWM OPTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
09870461
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
STICKY Z BIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
09870626
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
PROCESSOR WITH DUAL-DEADTIME PULSE WIDTH MODULATION GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09870648
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
MODIFIED HARVARD ARCHITECTURE PROCESSOR HAVING DATA MEMORY SPACE MAPPED TO PROGRAM MEMORY SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
09870649
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
EUCLIDEAN DISTANCE INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09870650
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
PROCESSOR WITH PULSE WIDTH MODULATION GENERATOR WITH FAULT INPUT PRIORITIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
09870711
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
MAXIMALLY NEGATIVE SIGNED FRACTIONAL NUMBER MULTIPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
09870772
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
|
Title:
|
REDUCED POWER OPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
09870944
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
DUAL MODE ARITHMETIC SATURATION PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09877353
|
Filing Dt:
|
06/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
SENSE AMPLIFIER WITH IMPROVED LATCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
09878054
|
Filing Dt:
|
06/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
CROSSPOINT SWITCH WITH SWITCH MATRIX MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09880545
|
Filing Dt:
|
06/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
CHARGE PUMP REGULATOR WITH LOAD CURRENT CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09880664
|
Filing Dt:
|
06/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
APPARATUS FOR TRANSFERRING DATA FROM A MEMORY UNIT TO A DIGITALLY SWITCHED POTENTIOMETER USING A MICORCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09881596
|
Filing Dt:
|
06/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
CIRCUIT WITH SOURCE FOLLOWER OUTPUT STAGE AND ADAPTIVE CURRENT MIRROR BIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09884270
|
Filing Dt:
|
06/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
SPARSE BYTE ENABLE INDICATOR FOR HIGH SPEED MEMORY ACCESS ARBITRATION METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09891518
|
Filing Dt:
|
06/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
JITTER TOLERANCE IMPROVEMENT BY PHASE FILTRATION IN FEED-FORWARD DATA RECOVERY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09892807
|
Filing Dt:
|
06/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
|
Title:
|
LIMITING AMPLIFIER MODULATOR DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09903919
|
Filing Dt:
|
07/12/2001
|
|
Title:
|
METHOD AND APPARATUS FOR SENSING A MEMORY SIGNAL FROM A SELECTED MEMORY CELL OF A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09904160
|
Filing Dt:
|
07/11/2001
|
|
Title:
|
BITLINE PRECHARGE MATCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09910580
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHODS FOR OPTIMIZING MEMORY RESOURCES DURING INITIALIZATION ROUTINES OF A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09916555
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
|
Title:
|
A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH LOW RESISTANCE SOURCE REGIONS AND HIGH SOURCE COUPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09916618
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH VERTICAL CONTROL GATE SIDEWALLS AND INSULATION SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09916619
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
|
Title:
|
A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH CONTROL GATE SPACER PORTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09917023
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
|
Title:
|
SELF ALIGNED METHOD OF FORMING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH CONTROL GATES PROTRUDING PORTIONS, AND A MEMORY ARRAY MADE THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09919512
|
Filing Dt:
|
07/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
SWITCHED MODE DIGITAL LOGIC METHOD, SYSTEM AND APPARATUS FOR DIRECTLY DRIVING LCD GLASS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09925289
|
Filing Dt:
|
08/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
POWER MOS DEVICE WITH ASYMMETRICAL CHANNEL STRUCTURE FOR ENHANCED LINEAR OPERATION CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
09929703
|
Filing Dt:
|
08/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
|
Title:
|
METHOD FOR TRANSMITTING A PLURALITY OF INFORMATION SYMBOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09930811
|
Filing Dt:
|
08/15/2001
|
|
Title:
|
METHOD AND APPARATUS FOR STRAPPING A PLURALITY OF POLYSILICON LINES IN A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09931956
|
Filing Dt:
|
08/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
|
Title:
|
A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH FLOATING GATES HAVING MULTIPLE SHARP EDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09938425
|
Filing Dt:
|
08/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
LDMOS FIELD EFFECT TRANSISTOR WITH IMPROVED RUGGEDNESS IN NARROW CURVED AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09943435
|
Filing Dt:
|
08/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
INDUCTORLESS METHOD AND APPARATUS FOR DRIVING ELECTROLUMINESCENT PANELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
09949288
|
Filing Dt:
|
09/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09951280
|
Filing Dt:
|
09/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
|
Title:
|
ELECTRONIC CIRCUIT AND METHOD FOR TESTING AND REFRESHING NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09951336
|
Filing Dt:
|
09/10/2001
|
|
Title:
|
VOLTAGE-CONTROLLED OSCILLATOR FREQUENCY AUTO-CALIBRATING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09954387
|
Filing Dt:
|
09/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
|
Title:
|
INTEGRATED CIRCUIT FOR CONCURRENT FLASH MEMORY WITH UNEVEN ARRAY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09955255
|
Filing Dt:
|
09/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
LOW NOISE METHOD AND APPARATUS FOR DRIVING ELECTROLUMINESCENT PANELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
09955278
|
Filing Dt:
|
09/11/2001
|
|
Title:
|
METHOD AND APPARATUS FOR IMPROVED HIGH-SPEED ADAPTIVE EQUALIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09955563
|
Filing Dt:
|
09/17/2001
|
|
Title:
|
PROGRAMMABLE ANALOG TAPPED DELAY LINE FILTER HAVING CASCADED DIFFERENTIAL DELAY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
09957061
|
Filing Dt:
|
09/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
SERIAL COMMUNICATION DEVICE WITH DYNAMIC FILTER ALLOCATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
09957097
|
Filing Dt:
|
09/19/2001
|
|
Title:
|
METHOD AND APPARATUS FOR A VIRTUAL MEMORY FILE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
09957283
|
Filing Dt:
|
09/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
REGISTER BANK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
09957289
|
Filing Dt:
|
09/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
SERIAL COMMUNICATION DEVICE WITH MULTI-MODE OPERATION OF MESSAGE RECEIVE BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09960544
|
Filing Dt:
|
09/21/2001
|
|
Title:
|
REPROGRAMMABLE FUSE AND METHOD OF OPERATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09960589
|
Filing Dt:
|
09/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
FOLDED CASCODE HIGH VOLTAGE OPERATIONAL AMPLIFIER WITH CLASS AB SOURCE FOLLOWER OUTPUT STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09961517
|
Filing Dt:
|
09/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
LOW-POWER OUTPUT CONTROLLED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
09962980
|
Filing Dt:
|
09/21/2001
|
|
Title:
|
METHOD AND APPARATUS FOR EXTENDING STORAGE FUNCTIONALITY AT THE BIOS LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09964762
|
Filing Dt:
|
09/27/2001
|
|
Title:
|
OPERATIONAL AMPLIFIER THAT IS CONFIGURABLE AS A PROGRAMMABLE GAIN AMPLIFIER OF A GENERAL PURPOSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
09971748
|
Filing Dt:
|
10/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
|
Title:
|
PHASE-LOCKED LOOP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09972558
|
Filing Dt:
|
10/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
AUDIO SPECTRUM ANALYZER IMPLEMENTED WITH A MINIMUM NUMBER OF MULTIPLY OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09976511
|
Filing Dt:
|
10/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
|
Title:
|
MONOLITHIC LOSS-OF-SIGNAL DETECT CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
09982413
|
Filing Dt:
|
10/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH BURIED BIT-LINE AND VERTICAL WORD LINE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
09993308
|
Filing Dt:
|
11/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR TRANSMITTING AN ANISOCHRONIC DATA STREAM ON AN ISOCHRONIC TRANSMISSION ROUTE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09994181
|
Filing Dt:
|
11/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
|
Title:
|
RING TOPOLOGY BASED VOLTAGE CONTROLLED OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09999653
|
Filing Dt:
|
10/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
HUBLESS DOCKING STATION HAVING USB PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09999709
|
Filing Dt:
|
10/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
ON-CHIP INDUCTOR USING ACTIVE MAGNETIC ENERGY RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10001557
|
Filing Dt:
|
10/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
SELF-ALIGNED NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10002036
|
Filing Dt:
|
11/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
|
Title:
|
NON-VOLATILE FLASH FUSE ELEMENT
|
|
