|
Total properties:
15
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
10459908
|
Filing Dt:
|
06/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
|
Title:
|
AUTHENTICATION OF AN ELECTRONIC TAG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
10526033
|
Filing Dt:
|
11/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
|
Title:
|
ANTENNA COMMUNICATION METHOD FOR A CHIP CARD AND ASSOCIATED DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
10531340
|
Filing Dt:
|
04/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
|
Title:
|
REPEAT DIGITAL MESSAGE TRANSMISSION BETWEEN A MICROPROCESSOR MONITORING CIRCUIT AND AN ANALYZING TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
10606600
|
Filing Dt:
|
06/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
|
Title:
|
INSERTION OF BINARY MESSAGES IN VIDEO PICTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10665801
|
Filing Dt:
|
09/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
MASKING OF FACTORIZED DATA IN A RESIDUE NUMBER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
10668795
|
Filing Dt:
|
09/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
|
Title:
|
SYSTEM FOR MANAGING TIME RIGHTS LINKED TO A DIGITAL CONTENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
10717804
|
Filing Dt:
|
11/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
EVALUATION OF THE DEFINITION OF AN EYE IRIS IMAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10766333
|
Filing Dt:
|
01/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
PARALLEL TESTING OF INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10774896
|
Filing Dt:
|
02/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
|
Title:
|
CIRCUIT WITH AN INTEGRATED VOLTAGE REGULATOR AND ITS MANUFACTURING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
10776416
|
Filing Dt:
|
02/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
|
Title:
|
ANTIFRAUD METHOD AND CIRCUIT FOR AN INTEGRATED CIRCUIT REGISTER CONTAINING DATA OBTAINED FROM SECRET QUANTITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
10791136
|
Filing Dt:
|
03/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
FORMING OF THE LAST METALLIZATION LEVEL OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10816126
|
Filing Dt:
|
04/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
|
Title:
|
AUDIO AMPLIFIER CIRCUIT WITH SUPPRESSION OF UNWANTED NOISE WHEN POWERED ON FROM STANDBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10816198
|
Filing Dt:
|
04/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
AUDIO AMPLIFIER CIRCUIT WITH SUPPRESSION OF UNWANTED NOISE WHEN STARTING FROM AN OFF OR STANDBY STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11547195
|
Filing Dt:
|
07/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
|
Title:
|
PROCESSOR FOR EXECUTING AN AES-TYPE ALGORITHM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11585658
|
Filing Dt:
|
10/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
|
Title:
|
SHARING OF A LOGIC OPERATOR HAVING A WORK REGISTER
|
|
