Total properties:
19
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
10779855
|
Filing Dt:
|
02/17/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
METHOD FOR MANAGING A MICROPROCESSOR STACK FOR SAVING CONTEXTUAL DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
10813991
|
Filing Dt:
|
03/31/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
PROCESS FOR CONFIGURING AN XDSL MODEM AND XDSL MODEM HAVING SUCH A PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
10886934
|
Filing Dt:
|
07/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
DUAL-MODE SMART CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
10926778
|
Filing Dt:
|
08/26/2004
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
ASYNCHRONOUS READ CACHE MEMORY AND DEVICE FOR CONTROLLING ACCESS TO A DATA MEMORY COMPRISING SUCH A CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11018864
|
Filing Dt:
|
12/21/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY HAVING AT LEAST TWO BUFFER REGISTERS AND METHOD FOR CONTROLLING SUCH A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11212480
|
Filing Dt:
|
08/25/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
METHOD FOR READING ELECTRICALLY PROGRAMMABLE AND ERASABLE MEMORY CELLS, WITH BIT LINE PRECHARGE-AHEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11262489
|
Filing Dt:
|
10/27/2005
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
PROTECTION OF A POWER TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11301635
|
Filing Dt:
|
12/13/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
MEMORY CIRCUIT, SUCH AS A DRAM, COMPRISING AN ERROR CORRECTING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11312790
|
Filing Dt:
|
12/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
ELECTROMAGNETIC TRANSPONDER WITH NO AUTONOMOUS POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11313246
|
Filing Dt:
|
12/20/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
AMPLITUDE DEMODULATOR FOR AN ELECTROMAGNETIC TRANSPONDER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11377925
|
Filing Dt:
|
03/16/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
INTEGRABLE TUNABLE FILTER CIRCUIT COMPRISING A SET OF BAW RESONATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11427591
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
BAND PASS FILTERING CIRCUIT FITTED WITH ACOUSTIC RESONATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11440706
|
Filing Dt:
|
05/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
TRANSLATION LOOK-ASIDE BUFFER SUPPORTING MUTUALLY UNTRUSTED OPERATING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11468257
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
METHOD FOR CHECKING BLOCK ERASING OF A MEMORY AND CIRCUIT THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11469351
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH A DATA MEMORY PROTECTED AGAINST UV ERASURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11610628
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND DEVICE FOR CHECKING THE EXECUTION OF A WRITE COMMAND FOR WRITING IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11742334
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD FOR PROGRAMMING MEMORY CELLS INCLUDING TRANSCONDUCTANCE DEGRADATION DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11755189
|
Filing Dt:
|
05/30/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
LEVEL SHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11821094
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
METHOD FOR CONTROLLING THE EVALUATION TIME OF A STATE MACHINE
|
|