skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:066382/0443   Pages: 27
Recorded: 01/31/2024
Attorney Dkt #:SEED GRANTED BATCH 03
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 19
1
Patent #:
Issue Dt:
09/02/2008
Application #:
10779855
Filing Dt:
02/17/2004
Publication #:
Pub Dt:
11/04/2004
Title:
METHOD FOR MANAGING A MICROPROCESSOR STACK FOR SAVING CONTEXTUAL DATA
2
Patent #:
Issue Dt:
04/14/2009
Application #:
10813991
Filing Dt:
03/31/2004
Publication #:
Pub Dt:
10/07/2004
Title:
PROCESS FOR CONFIGURING AN XDSL MODEM AND XDSL MODEM HAVING SUCH A PROCESS
3
Patent #:
Issue Dt:
01/06/2009
Application #:
10886934
Filing Dt:
07/08/2004
Publication #:
Pub Dt:
04/27/2006
Title:
DUAL-MODE SMART CARD
4
Patent #:
Issue Dt:
04/21/2009
Application #:
10926778
Filing Dt:
08/26/2004
Publication #:
Pub Dt:
03/17/2005
Title:
ASYNCHRONOUS READ CACHE MEMORY AND DEVICE FOR CONTROLLING ACCESS TO A DATA MEMORY COMPRISING SUCH A CACHE MEMORY
5
Patent #:
Issue Dt:
09/16/2008
Application #:
11018864
Filing Dt:
12/21/2004
Publication #:
Pub Dt:
08/25/2005
Title:
DYNAMIC RANDOM ACCESS MEMORY HAVING AT LEAST TWO BUFFER REGISTERS AND METHOD FOR CONTROLLING SUCH A MEMORY
6
Patent #:
Issue Dt:
05/05/2009
Application #:
11212480
Filing Dt:
08/25/2005
Publication #:
Pub Dt:
03/30/2006
Title:
METHOD FOR READING ELECTRICALLY PROGRAMMABLE AND ERASABLE MEMORY CELLS, WITH BIT LINE PRECHARGE-AHEAD
7
Patent #:
Issue Dt:
12/02/2008
Application #:
11262489
Filing Dt:
10/27/2005
Publication #:
Pub Dt:
11/09/2006
Title:
PROTECTION OF A POWER TRANSISTOR
8
Patent #:
Issue Dt:
06/16/2009
Application #:
11301635
Filing Dt:
12/13/2005
Publication #:
Pub Dt:
08/17/2006
Title:
MEMORY CIRCUIT, SUCH AS A DRAM, COMPRISING AN ERROR CORRECTING MECHANISM
9
Patent #:
Issue Dt:
08/11/2009
Application #:
11312790
Filing Dt:
12/20/2005
Publication #:
Pub Dt:
06/22/2006
Title:
ELECTROMAGNETIC TRANSPONDER WITH NO AUTONOMOUS POWER SUPPLY
10
Patent #:
Issue Dt:
10/21/2008
Application #:
11313246
Filing Dt:
12/20/2005
Publication #:
Pub Dt:
07/20/2006
Title:
AMPLITUDE DEMODULATOR FOR AN ELECTROMAGNETIC TRANSPONDER
11
Patent #:
Issue Dt:
02/17/2009
Application #:
11377925
Filing Dt:
03/16/2006
Publication #:
Pub Dt:
02/15/2007
Title:
INTEGRABLE TUNABLE FILTER CIRCUIT COMPRISING A SET OF BAW RESONATORS
12
Patent #:
Issue Dt:
04/28/2009
Application #:
11427591
Filing Dt:
06/29/2006
Publication #:
Pub Dt:
02/08/2007
Title:
BAND PASS FILTERING CIRCUIT FITTED WITH ACOUSTIC RESONATORS
13
Patent #:
Issue Dt:
12/02/2008
Application #:
11440706
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
11/30/2006
Title:
TRANSLATION LOOK-ASIDE BUFFER SUPPORTING MUTUALLY UNTRUSTED OPERATING SYSTEMS
14
Patent #:
Issue Dt:
12/02/2008
Application #:
11468257
Filing Dt:
08/29/2006
Publication #:
Pub Dt:
03/08/2007
Title:
METHOD FOR CHECKING BLOCK ERASING OF A MEMORY AND CIRCUIT THEREOF
15
Patent #:
Issue Dt:
10/14/2008
Application #:
11469351
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
03/15/2007
Title:
INTEGRATED CIRCUIT WITH A DATA MEMORY PROTECTED AGAINST UV ERASURE
16
Patent #:
Issue Dt:
11/04/2008
Application #:
11610628
Filing Dt:
12/14/2006
Publication #:
Pub Dt:
07/05/2007
Title:
METHOD AND DEVICE FOR CHECKING THE EXECUTION OF A WRITE COMMAND FOR WRITING IN A MEMORY
17
Patent #:
Issue Dt:
11/18/2008
Application #:
11742334
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD FOR PROGRAMMING MEMORY CELLS INCLUDING TRANSCONDUCTANCE DEGRADATION DETECTION
18
Patent #:
Issue Dt:
12/16/2008
Application #:
11755189
Filing Dt:
05/30/2007
Publication #:
Pub Dt:
01/10/2008
Title:
LEVEL SHIFTER
19
Patent #:
Issue Dt:
03/17/2009
Application #:
11821094
Filing Dt:
06/19/2007
Publication #:
Pub Dt:
01/17/2008
Title:
METHOD FOR CONTROLLING THE EVALUATION TIME OF A STATE MACHINE
Assignor
1
Exec Dt:
01/26/2023
Assignee
1
29 BOULEVARD ROMAIN ROLLAND
MONTROUGE, FRANCE 92120
Correspondence name and address
TESSA MCCLURE
701 FIFTH AVENUE, SUITE 5400
SEED IP LAW GROUP LLP
SEATTLE, WA 98104

Search Results as of: 05/17/2024 09:47 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT